repo.or.cz
/
qemu
/
ar7.git
/
search
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
log
|
graphiclog1
|
graphiclog2
|
commit
|
commitdiff
|
tree
|
refs
|
edit
|
fork
first
·
prev
·
next
hw/loongarch: fdt adds pch_msi Controller
2023-10-18
J
i
ajie Chen
linux-us
e
r/el
f
load: Enable LSX/
L
ASX
in HWCAP for LoongA
r
ch
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-10-13
Jiajie Chen
target/loongarc
h
:
f
ix
A
S
X
E flag
c
onflic
t
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-09-16
Jiajie Chen
tcg/loongarc
h
6
4
: Im
p
l
ement
1
28-b
i
t load & store
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-09-15
Jia
j
ie Chen
tcg/loongarch64: Low
e
r ro
t
li_
v
ec to vrotri
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-09-15
J
iaji
e
Chen
tcg/loo
n
garch64: Lower rotv_vec ops
t
o
L
SX
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-09-15
Jiajie Chen
t
c
g/
l
oongarch64: Lower vector shift integer ops
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-09-15
Jiajie
Chen
tcg/loonga
r
ch64: Lower bi
t
sel_vec to vbits
e
l
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-09-15
Jiaj
i
e C
h
en
tcg/loongarch64: Lower ve
c
tor shift
v
ect
o
r ops
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-09-15
Jiajie Chen
tc
g
/loongarch64: Lo
w
er vector sa
t
urated
o
ps
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-09-15
Jiajie Ch
e
n
t
cg/loongarch64: Lower
v
ector min
ma
x
ops
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-09-15
Jiajie Chen
tcg/loongar
c
h
6
4
: Lo
w
er
mul_v
e
c to
vmul
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-09-15
Jiajie
Chen
tcg/loong
a
rch64: Lower neg_vec to vn
e
g
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-09-15
Ji
a
jie Chen
tcg/loongarc
h
64
:
Lower vector
bitwise
operations
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-09-15
Jiajie
C
hen
tcg/loongarch64: Lower a
d
d/sub_vec to vadd/vsub
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-09-15
Jiajie Che
n
t
cg/loonga
r
ch64: Lower c
m
p
_
vec to vseq/v
s
le/vslt
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-09-15
Jiajie Che
n
tcg: pass vece
to tcg_target_const_matc
h
()
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-09-15
J
i
a
j
i
e Chen
tcg/loongarch
6
4
:
Lo
w
e
r basic
t
cg vec ops
t
o LSX
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-09-15
J
ia
j
ie Chen
t
c
g
/loongarch64: Impo
r
t
LS
X
ins
t
ructions
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-08-24
J
i
aj
i
e C
h
en
h
w/lo
o
ngarch
:
F
i
x AC
P
I processor id o
f
f
-
by-one
e
rror
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-08-24
Jiaji
e
Chen
target/loongarch
:
Split fcc registe
r
to fcc0
-
7 in gdbstub
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-08-24
Jiajie Chen
t
arget/loongarch:
A
dd
L
o
o
ngArch32 cpu la132
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-08-24
J
i
aji
e
Chen
target
/
l
oong
a
rch: Sig
n
extend results
i
n
VA32 m
o
de
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-08-24
Jiajie
C
h
e
n
target/lo
o
ngarch:
Truncate high 32 bi
t
s of addr
e
ss
.
.
.
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-08-24
J
iajie Chen
target/loong
a
rch: E
x
tract set_pc() helper
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-08-24
J
i
ajie Chen
t
arget
/
loongarc
h
: Extract make_address_pc() help
e
r
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-08-24
Jiajie C
h
en
tar
g
et/
l
o
ongarch
:
E
x
tract make
_
addres
s
_i() hel
p
er
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-08-24
Jiaji
e
Chen
target/l
o
onga
r
ch: Extract
m
a
ke_address_x() helper
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-08-24
Jiajie Chen
target/loonga
r
ch
:
Add LA64 & VA32 to DisasContex
t
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-08-24
J
i
ajie Chen
target/
l
oongarch: Support Loon
g
A
rch32 VPPN
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-08-24
Jia
j
ie
Chen
target
/
loongar
c
h: Sup
p
ort
L
o
ongArch3
2
DMW
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-08-24
Jia
j
ie Chen
target/
l
oongarc
h
: Suppor
t
Loon
g
A
r
ch32 TLB entr
y
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-08-24
J
i
ajie Chen
targe
t
/loon
g
arch: Add GDB suppor
t
for
lo
o
ngarc
h
32
m
o
de
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-08-24
Jiajie Chen
t
a
r
get/loonga
r
ch: Add ne
w
object
class fo
r
loongarc
h
32
.
.
.
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-08-24
J
i
a
j
ie Chen
target/l
o
o
n
ga
r
ch: A
d
d funct
i
on to che
c
k
curre
n
t arch
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree
2023-06-16
Jiajie C
h
e
n
tar
g
et/loongarch: Fix CSR
.
DMW
0
-3
.
VSEG check
Signed-off-by:
Jiajie Chen
<c@jia.je>
commit
|
commitdiff
|
tree