| commit | c3725b8549dba4b47d17672654ca5a19a8281dfb | |
| author | Francisco Iglesias <frasse.iglesias@gmail.com> | |
| Wed, 13 Dec 2017 17:59:21 +0000 (13 17:59 +0000) | ||
| committer | Peter Maydell <peter.maydell@linaro.org> | |
| Wed, 13 Dec 2017 17:59:21 +0000 (13 17:59 +0000) | ||
| tree | e373fa1074efbbc1d608ad3cdc5852941d5c05ef | treesnapshot (tar.gz zip) |
| parent | 5394dbcca8839bfb87bc65594170ba80f45054ec | commitdiff |
xilinx_spips: Update striping to be big-endian bit order
Update striping functionality to be big-endian bit order (as according to
the Zynq-7000 Technical Reference Manual). Output thereafter the even bits
into the flash memory connected to the lower QSPI bus and the odd bits into
the flash memory connected to the upper QSPI bus.
Signed-off-by: Francisco Iglesias <frasse.iglesias@gmail.com>
Acked-by: Alistair Francis <alistair.francis@xilinx.com>
Reviewed-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com>
Tested-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com>
Message-id: 20171126231634.9531-7-frasse.iglesias@gmail.com
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Update striping functionality to be big-endian bit order (as according to
the Zynq-7000 Technical Reference Manual). Output thereafter the even bits
into the flash memory connected to the lower QSPI bus and the odd bits into
the flash memory connected to the upper QSPI bus.
Signed-off-by: Francisco Iglesias <frasse.iglesias@gmail.com>
Acked-by: Alistair Francis <alistair.francis@xilinx.com>
Reviewed-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com>
Tested-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com>
Message-id: 20171126231634.9531-7-frasse.iglesias@gmail.com
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
| hw/ssi/xilinx_spips.c | diffblobblamehistory |