| commit | aee63b07fd1c2316d96dff0a6217288a630ce147 | |
| author | Edgar E. Iglesias <edgar.iglesias@xilinx.com> | |
| Mon, 7 Jan 2019 15:23:46 +0000 (7 15:23 +0000) | ||
| committer | Peter Maydell <peter.maydell@linaro.org> | |
| Mon, 7 Jan 2019 15:23:46 +0000 (7 15:23 +0000) | ||
| tree | a80da0cf54e497e45332dba46df7737767c3e884 | treesnapshot (tar.gz zip) |
| parent | c38c37ac979c54b09293eb11061aa0e534e0f3bf | commitdiff |
hw/arm: versal: Plug memory leaks
Plug a couple of "board creation time" memory leaks.
Fixes: 6f16da53ffe4567 ("hw/arm: versal: Add a virtual Xilinx Versal board")
Reported-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com>
Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Message-id: 20190104104749.5314-2-edgar.iglesias@gmail.com
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Plug a couple of "board creation time" memory leaks.
Fixes: 6f16da53ffe4567 ("hw/arm: versal: Add a virtual Xilinx Versal board")
Reported-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com>
Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Message-id: 20190104104749.5314-2-edgar.iglesias@gmail.com
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
| hw/arm/xlnx-versal-virt.c | diffblobblamehistory |