| commit | 8859ba3c9625e7ceb5599f457a344bcd7c5e112b | |
| author | Peter Maydell <peter.maydell@linaro.org> | |
| Mon, 29 Apr 2019 16:35:59 +0000 (29 17:35 +0100) | ||
| committer | Peter Maydell <peter.maydell@linaro.org> | |
| Mon, 29 Apr 2019 16:35:59 +0000 (29 17:35 +0100) | ||
| tree | 0894e5074370823728247fdffb2f4257b961becf | treesnapshot (tar.gz zip) |
| parent | d87513c0abcbcd856f8e1dee2f2d18903b2c3ea2 | commitdiff |
target/arm: Decode FP instructions for M profile
Correct the decode of the M-profile "coprocessor and
floating-point instructions" space:
* op0 == 0b11 is always unallocated
* if the CPU has an FPU then all insns with op1 == 0b101
are floating point and go to disas_vfp_insn()
For the moment we leave VLLDM and VLSTM as NOPs; in
a later commit we will fill in the proper implementation
for the case where an FPU is present.
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20190416125744.27770-7-peter.maydell@linaro.org
Correct the decode of the M-profile "coprocessor and
floating-point instructions" space:
* op0 == 0b11 is always unallocated
* if the CPU has an FPU then all insns with op1 == 0b101
are floating point and go to disas_vfp_insn()
For the moment we leave VLLDM and VLSTM as NOPs; in
a later commit we will fill in the proper implementation
for the case where an FPU is present.
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20190416125744.27770-7-peter.maydell@linaro.org
| target/arm/translate.c | diffblobblamehistory |