| commit | 6925f12f4f02e55c73e738cb9e91e8cda2f23358 | |
| author | Suraj Jitindar Singh <sjitindarsingh@gmail.com> | |
| Fri, 13 Jan 2017 06:28:23 +0000 (13 17:28 +1100) | ||
| committer | David Gibson <david@gibson.dropbear.id.au> | |
| Wed, 1 Feb 2017 22:30:07 +0000 (2 09:30 +1100) | ||
| tree | 826860c546a274eb5a2efa352444a10b8f1cd5ff | treesnapshot (tar.gz zip) |
| parent | 76134d48b3a526ec5f5dec15630c51559577b2bf | commitdiff |
target/ppc/mmu_hash64: Fix incorrect shift value in amr calculation
We are calculating the authority mask register key value wrong.
The pte entry contains the key value with the two upper bits and the three
lower bits stored separately. We should use these two portions to get a 5
bit value, not or them together which will only give us a 3 bit value.
Fix this.
Signed-off-by: Suraj Jitindar Singh <sjitindarsingh@gmail.com>
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
We are calculating the authority mask register key value wrong.
The pte entry contains the key value with the two upper bits and the three
lower bits stored separately. We should use these two portions to get a 5
bit value, not or them together which will only give us a 3 bit value.
Fix this.
Signed-off-by: Suraj Jitindar Singh <sjitindarsingh@gmail.com>
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
| target/ppc/mmu-hash64.h | diffblobblamehistory |