| commit | 359fbe65e01e13f582d3b9103e7c3ec5ac367a18 | |
| author | Peter Maydell <peter.maydell@linaro.org> | |
| Fri, 17 Jun 2016 14:23:47 +0000 (17 15:23 +0100) | ||
| committer | Peter Maydell <peter.maydell@linaro.org> | |
| Fri, 17 Jun 2016 14:23:51 +0000 (17 15:23 +0100) | ||
| tree | 5dc875f829bcdb3e3aab7480542a0ebe9e41b98b | treesnapshot (tar.gz zip) |
| parent | c84428b33fc2d88f17c3f599a9e5d17ae23422c1 | commitdiff |
hw/intc/arm_gicv3: Implement GICv3 CPU interface registers
Implement the CPU interface registers for the GICv3; these are
CPU system registers, not MMIO registers.
This commit implements all the registers which are simple
accessors for GIC state, but not those which act as interfaces
for acknowledging, dismissing or generating interrupts. (Those
will be added in a later commit.)
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Shannon Zhao <shannon.zhao@linaro.org>
Tested-by: Shannon Zhao <shannon.zhao@linaro.org>
Message-id: 1465915112-29272-16-git-send-email-peter.maydell@linaro.org
Implement the CPU interface registers for the GICv3; these are
CPU system registers, not MMIO registers.
This commit implements all the registers which are simple
accessors for GIC state, but not those which act as interfaces
for acknowledging, dismissing or generating interrupts. (Those
will be added in a later commit.)
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Shannon Zhao <shannon.zhao@linaro.org>
Tested-by: Shannon Zhao <shannon.zhao@linaro.org>
Message-id: 1465915112-29272-16-git-send-email-peter.maydell@linaro.org