target/arm: Introduce gen_gvec_ool_arg_zzz