| 2022-06-06 | Xiaojuan Yang | hw/loongarch: Add irq hierarchy for the system Signed-off-by: Xiaojuan Yang <yangxiaojuan@loongson.cn> ... <20220606124333.2060567-36-yangxiaojuan@loongson.cn> |
commitcommitdifftree |
| 2022-06-06 | Xiaojuan Yang | hw/intc: Add LoongArch extioi interrupt controller... Signed-off-by: Xiaojuan Yang <yangxiaojuan@loongson.cn> ... <20220606124333.2060567-35-yangxiaojuan@loongson.cn> |
commitcommitdifftree |
| 2022-06-06 | Xiaojuan Yang | hw/intc: Add LoongArch ls7a msi interrupt controller... Signed-off-by: Xiaojuan Yang <yangxiaojuan@loongson.cn> ... <20220606124333.2060567-34-yangxiaojuan@loongson.cn> |
commitcommitdifftree |
| 2022-06-06 | Xiaojuan Yang | hw/intc: Add LoongArch ls7a interrupt controller support... Signed-off-by: Xiaojuan Yang <yangxiaojuan@loongson.cn> ... <20220606124333.2060567-33-yangxiaojuan@loongson.cn> |
commitcommitdifftree |
| 2022-06-06 | Xiaojuan Yang | hw/loongarch: Add LoongArch ipi interrupt support(IPI) Signed-off-by: Xiaojuan Yang <yangxiaojuan@loongson.cn> ... <20220606124333.2060567-32-yangxiaojuan@loongson.cn> |
commitcommitdifftree |
| 2022-06-06 | Xiaojuan Yang | hw/loongarch: Add support loongson3 virt machine type. Signed-off-by: Xiaojuan Yang <yangxiaojuan@loongson.cn> ... <20220606124333.2060567-31-yangxiaojuan@loongson.cn> |
commitcommitdifftree |
| 2022-06-06 | Xiaojuan Yang | target/loongarch: Add timer related instructions support. Signed-off-by: Xiaojuan Yang <yangxiaojuan@loongson.cn> ... <20220606124333.2060567-30-yangxiaojuan@loongson.cn> |
commitcommitdifftree |
| 2022-06-06 | Xiaojuan Yang | target/loongarch: Add other core instructions support Signed-off-by: Xiaojuan Yang <yangxiaojuan@loongson.cn> ... <20220606124333.2060567-29-yangxiaojuan@loongson.cn> |
commitcommitdifftree |
| 2022-06-06 | Xiaojuan Yang | target/loongarch: Add TLB instruction support Signed-off-by: Xiaojuan Yang <yangxiaojuan@loongson.cn> ... <20220606124333.2060567-28-yangxiaojuan@loongson.cn> |
commitcommitdifftree |
| 2022-06-06 | Xiaojuan Yang | target/loongarch: Add LoongArch IOCSR instruction Signed-off-by: Xiaojuan Yang <yangxiaojuan@loongson.cn> ... <20220606124333.2060567-27-yangxiaojuan@loongson.cn> |
commitcommitdifftree |
| 2022-06-06 | Xiaojuan Yang | target/loongarch: Add LoongArch CSR instruction Signed-off-by: Xiaojuan Yang <yangxiaojuan@loongson.cn> ... <20220606124333.2060567-26-yangxiaojuan@loongson.cn> |
commitcommitdifftree |
| 2022-06-06 | Xiaojuan Yang | target/loongarch: Add constant timer support Signed-off-by: Xiaojuan Yang <yangxiaojuan@loongson.cn> ... <20220606124333.2060567-25-yangxiaojuan@loongson.cn> |
commitcommitdifftree |
| 2022-06-06 | Xiaojuan Yang | target/loongarch: Add LoongArch interrupt and exception... Signed-off-by: Xiaojuan Yang <yangxiaojuan@loongson.cn> ... <20220606124333.2060567-24-yangxiaojuan@loongson.cn> |
commitcommitdifftree |
| 2022-06-06 | Xiaojuan Yang | target/loongarch: Add MMU support for LoongArch CPU. Signed-off-by: Xiaojuan Yang <yangxiaojuan@loongson.cn> ... <20220606124333.2060567-23-yangxiaojuan@loongson.cn> |
commitcommitdifftree |
| 2022-06-06 | Xiaojuan Yang | target/loongarch: Implement qmp_query_cpu_definitions() Signed-off-by: Xiaojuan Yang <yangxiaojuan@loongson.cn> ... <20220606124333.2060567-22-yangxiaojuan@loongson.cn> |
commitcommitdifftree |
| 2022-06-06 | Xiaojuan Yang | target/loongarch: Add basic vmstate description of... Signed-off-by: Xiaojuan Yang <yangxiaojuan@loongson.cn> ... <20220606124333.2060567-21-yangxiaojuan@loongson.cn> |
commitcommitdifftree |
| 2022-06-06 | Xiaojuan Yang | target/loongarch: Add CSRs definition Signed-off-by: Xiaojuan Yang <yangxiaojuan@loongson.cn> ... <20220606124333.2060567-20-yangxiaojuan@loongson.cn> |
commitcommitdifftree |
| 2022-06-06 | Xiaojuan Yang | target/loongarch: Add system emulation introduction Signed-off-by: Xiaojuan Yang <yangxiaojuan@loongson.cn> ... <20220606124333.2060567-19-yangxiaojuan@loongson.cn> |
commitcommitdifftree |