target/arm: Make exception vector loads honour the SAU