repo.or.cz
/
qemu.git
/
search
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
log
|
graphiclog1
|
graphiclog2
|
commit
|
commitdiff
|
tree
|
refs
|
edit
|
fork
first
·
prev
·
next
qemu-timer: Skip empty timer lists before locking in qemu_clock_deadline_ns_all
2022-06-06
X
i
a
ojuan Yang
tests/tc
g
/
l
oongarch64: Add
hello/memor
y
test in loongar
c
h64
.
.
.
Signed-off-by:
Xiaojuan Yang
<yangxiaojuan@loongson.cn>
commit
|
commitdiff
|
tree
2022-06-06
Xi
a
ojuan Yang
target/l
o
ongarch: A
d
d gdb supp
o
rt
.
Signed-off-by:
Xiaojuan Yang
<yangxiaojuan@loongson.cn>
commit
|
commitdiff
|
tree
2022-06-06
Xiaojuan Ya
n
g
hw/loongarch:
A
d
d Loo
n
gArch virt power man
a
g
e
r support
.
Signed-off-by:
Xiaojuan Yang
<yangxiaojuan@loongson.cn>
commit
|
commitdiff
|
tree
2022-06-06
Xiao
j
uan
Yang
hw/loonga
r
c
h
: Add LoongArch load
elf function
.
Signed-off-by:
Xiaojuan Yang
<yangxiaojuan@loongson.cn>
commit
|
commitdiff
|
tree
2022-06-06
Xi
a
o
j
uan Yang
hw/lo
o
ngarch: Add LoongArch
ls7a rtc d
e
vice s
u
pport
Signed-off-by:
Xiaojuan Yang
<yangxiaojuan@loongson.cn>
commit
|
commitdiff
|
tree
2022-06-06
X
iao
j
uan Yang
hw/lo
o
ngarch: Add some devices support f
o
r 3A5000
.
Signed-off-by:
Xiaojuan Yang
<yangxiaojuan@loongson.cn>
commit
|
commitdiff
|
tree
2022-06-06
Xia
o
juan Yang
E
n
able
common virtio pci s
u
ppo
r
t for
L
oongArch
Signed-off-by:
Xiaojuan Yang
<yangxiaojuan@loongson.cn>
commit
|
commitdiff
|
tree
2022-06-06
Xiaojuan Yang
hw
/
l
o
ongarch: Add i
r
q hie
r
archy for t
h
e system
Signed-off-by:
Xiaojuan Yang
<yangxiaojuan@loongson.cn>
commit
|
commitdiff
|
tree
2022-06-06
Xia
o
juan Yang
h
w/intc: Add LoongArch
e
xtioi interrupt
con
t
roller
.
.
.
Signed-off-by:
Xiaojuan Yang
<yangxiaojuan@loongson.cn>
commit
|
commitdiff
|
tree
2022-06-06
Xiao
j
uan Ya
n
g
hw/intc
:
Add L
o
ongA
r
ch ls7
a
msi in
t
errupt
controller
.
.
.
Signed-off-by:
Xiaojuan Yang
<yangxiaojuan@loongson.cn>
commit
|
commitdiff
|
tree
2022-06-06
Xiaojuan Yang
hw/intc: Add
L
oongArch
l
s7a interrupt controller support
.
.
.
Signed-off-by:
Xiaojuan Yang
<yangxiaojuan@loongson.cn>
commit
|
commitdiff
|
tree
2022-06-06
Xiaojuan Yang
hw/loongarch
:
Ad
d
LoongArch
i
p
i
interrupt support(IPI
)
Signed-off-by:
Xiaojuan Yang
<yangxiaojuan@loongson.cn>
commit
|
commitdiff
|
tree
2022-06-06
Xiao
j
uan Yang
hw/lo
o
n
garc
h
: Add suppo
r
t
l
oongson3 vi
r
t
machine t
y
pe
.
Signed-off-by:
Xiaojuan Yang
<yangxiaojuan@loongson.cn>
commit
|
commitdiff
|
tree
2022-06-06
Xiaoj
u
an Yang
target/loongar
c
h: Add time
r
related instruc
t
i
o
ns sup
p
ort
.
Signed-off-by:
Xiaojuan Yang
<yangxiaojuan@loongson.cn>
commit
|
commitdiff
|
tree
2022-06-06
Xia
o
j
uan Yang
target/loo
n
gar
c
h: A
d
d
ot
h
er core
i
nstru
c
ti
o
ns
s
upport
Signed-off-by:
Xiaojuan Yang
<yangxiaojuan@loongson.cn>
commit
|
commitdiff
|
tree
2022-06-06
Xia
o
juan Yang
target/loong
a
rch: Add TLB instru
c
t
i
on su
p
port
Signed-off-by:
Xiaojuan Yang
<yangxiaojuan@loongson.cn>
commit
|
commitdiff
|
tree
2022-06-06
Xiaojuan Yang
target/
l
oongarch
:
A
d
d
LoongArch
I
OCSR i
n
struct
i
on
Signed-off-by:
Xiaojuan Yang
<yangxiaojuan@loongson.cn>
commit
|
commitdiff
|
tree
2022-06-06
Xiaojuan Yang
target/loongarc
h
: Add LoongArch
CSR instruction
Signed-off-by:
Xiaojuan Yang
<yangxiaojuan@loongson.cn>
commit
|
commitdiff
|
tree
2022-06-06
Xi
a
oju
a
n Yang
targe
t
/
loongarch: A
d
d
constant timer su
p
port
Signed-off-by:
Xiaojuan Yang
<yangxiaojuan@loongson.cn>
commit
|
commitdiff
|
tree
2022-06-06
Xiao
j
uan Yang
target/loong
a
rch: Add
LoongArch
interrupt and exception
.
.
.
Signed-off-by:
Xiaojuan Yang
<yangxiaojuan@loongson.cn>
commit
|
commitdiff
|
tree
2022-06-06
X
i
aojuan Yang
target/
l
oon
g
arch: Add
M
MU suppor
t
for Lo
o
ng
A
r
c
h CPU
.
Signed-off-by:
Xiaojuan Yang
<yangxiaojuan@loongson.cn>
commit
|
commitdiff
|
tree
2022-06-06
Xiaojuan Yang
target/l
o
ongarch: Imp
l
e
m
ent qmp_query_cpu_d
e
f
i
ni
t
ions()
Signed-off-by:
Xiaojuan Yang
<yangxiaojuan@loongson.cn>
commit
|
commitdiff
|
tree
2022-06-06
X
ia
o
juan Yan
g
t
a
rg
e
t
/
loongarch: Ad
d
basic vmstate
des
c
r
i
p
tion of
.
.
.
Signed-off-by:
Xiaojuan Yang
<yangxiaojuan@loongson.cn>
commit
|
commitdiff
|
tree
2022-06-06
Xiaoju
a
n Yang
target
/
loon
g
arch: Add CSRs definitio
n
Signed-off-by:
Xiaojuan Yang
<yangxiaojuan@loongson.cn>
commit
|
commitdiff
|
tree
2022-06-06
Xiaojuan Yang
ta
r
get/loonga
r
c
h
: Add system emulation
intr
o
d
uction
Signed-off-by:
Xiaojuan Yang
<yangxiaojuan@loongson.cn>
commit
|
commitdiff
|
tree