memory: Provide separate handling of unassigned io ports accesses