?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
first · prev · next
target/ppc: Fix BookE debug interrupt generation
2022-05-05 Bin Mengtarget/ppc: Fix BookE debug interrupt generation
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2022-04-29 Bin Menghw/riscv: Don't add empty bootargs to device tree
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2022-04-29 Bin Menghw/riscv: spike: Add '/chosen/stdout-path' in device...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2022-04-22 Bin Menghw/core: tcg-cpu-ops.h: Update comments of debug_check_watch...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2022-04-22 Bin Mengtarget/riscv: cpu: Enable native debug feature
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2022-04-22 Bin Mengtarget/riscv: machine: Add debug state description
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2022-04-22 Bin Mengtarget/riscv: csr: Hook debug CSR read/write
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2022-04-22 Bin Mengtarget/riscv: cpu: Add a config option for native debug
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2022-04-22 Bin Mengtarget/riscv: debug: Implement debug related TCGCPUOps
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2022-04-22 Bin Mengtarget/riscv: Add initial support for the Sdtrig extension
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-11-17 Bin Mengtarget/riscv: machine: Sort the .subsections
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-07-14 Bin Menghw/riscv: sifive_u: Correct the CLINT timebase frequency
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-07-14 Bin Mengdocs/system: riscv: Update Microchip Icicle Kit for...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-06-24 Bin Mengtarget/riscv: gdbstub: Fix dynamic CSR XML generation
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-06-07 Bin Menghw/riscv: microchip_pfsoc: Support direct kernel boot
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-06-07 Bin Menghw/riscv: Use macros for BIOS image names
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-06-07 Bin Mengdocs/system/riscv: sifive_u: Document '-dtb' usage
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-06-07 Bin Mengdocs/system/riscv: Correct the indentation level of...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-06-07 Bin Menghw/riscv: Support the official PLIC DT bindings
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-06-07 Bin Menghw/riscv: Support the official CLINT DT bindings
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-06-07 Bin Menghw/riscv: virt: Switch to use qemu_fdt_setprop_string_array...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-06-07 Bin Menghw/riscv: sifive_u: Switch to use qemu_fdt_setprop_string_ar...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-03-31 Bin Menghw/ppc: e500: Add missing #address-cells and #size...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-03-23 Bin Mengdocs/system: riscv: Add documentation for 'microchip...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-03-23 Bin Menghw/riscv: microchip_pfsoc: Map EMMC/SD mux register
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-03-23 Bin Menghw/block: m25p80: Support fast read for SST flashes
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-03-22 Bin Menghw/sd: sd: Actually perform the erase operation
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-03-22 Bin Menghw/sd: sd: Fix build error when DEBUG_SD is on
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-03-15 Bin Mengnet: Fix build error when DEBUG_NET is on
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-03-09 Bin Menghw/ppc: e500: Add missing <ranges> in the eTSEC node
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-03-09 Bin Menghw/net: fsl_etsec: Fix build error when HEX_DUMP is on
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-03-04 Bin Menghw/riscv: virt: Map high mmio for PCIe
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-03-04 Bin Menghw/riscv: virt: Limit RAM size in a 32-bit system
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-03-04 Bin Menghw/riscv: virt: Drop the 'link_up' parameter of gpex_pcie_init()
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-03-04 Bin Menghw/riscv: Drop 'struct MemmapEntry'
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-03-04 Bin Mengdocs/system: riscv: Add documentation for sifive_u...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-03-04 Bin Mengdocs/system: Add RISC-V documentation
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-03-04 Bin Mengdocs/system: Sort targets in alphabetical order
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-03-04 Bin Menghw/riscv: sifive_u: Change SIFIVE_U_GEM_IRQ to decimal...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-03-04 Bin Menghw/riscv: sifive_u: Add QSPI2 controller and connect...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-03-04 Bin Menghw/riscv: sifive_u: Add QSPI0 controller and connect...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-03-04 Bin Menghw/ssi: Add SiFive SPI controller support
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-03-04 Bin Menghw/block: m25p80: Add various ISSI flash information
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-03-04 Bin Menghw/block: m25p80: Add ISSI SPI flash support
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-03-04 Bin Mengroms/opensbi: Upgrade from v0.8 to v0.9
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-03-04 Bin Menghw/misc: sifive_u_otp: Use error_report() when block...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-03-04 Bin Mengtarget/riscv: Declare csr_ops[] with a known size
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-02-21 Bin Menghw/mips: loongson3: Drop 'struct MemmapEntry'
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-02-19 Bin Menghw/sd: sd: Bypass the RCA check for CMD13 in SPI mode
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-02-19 Bin Menghw/sd: sd: Skip write protect groups check in CMD24...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-02-19 Bin Menghw/sd: sd: Skip write protect groups check in sd_erase...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-02-19 Bin Menghw/sd: sd: Move the sd_block_{read, write} and macros...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-02-19 Bin Menghw/sd: sd: Fix CMD30 response type
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-02-19 Bin Menghw/sd: sd: Only SDSC cards support CMD28/29/30
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-02-19 Bin Menghw/sd: sd: Fix address check in sd_erase()
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-02-19 Bin Menghw/sd: ssi-sd: Handle the rest commands with R1b response...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-02-19 Bin Menghw/sd: ssi-sd: Fix STOP_TRANSMISSION (CMD12) response
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-02-19 Bin Menghw/sd: ssi-sd: Fix SEND_IF_COND (CMD8) response
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-02-19 Bin Menghw/sd: ssi-sd: Support multiple block write
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-02-19 Bin Menghw/sd: ssi-sd: Support single block write
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-02-19 Bin Menghw/sd: Introduce receive_ready() callback
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-02-19 Bin Menghw/sd: sd: Allow single/multiple block write for SPI...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-02-19 Bin Menghw/sd: sd: Remove duplicated codes in single/multiple...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-02-19 Bin Menghw/sd: ssi-sd: Support multiple block read
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-02-11 Bin Menghw/block/nvme: Fix a build error in nvme_get_feature()
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-02-10 Bin Mengtarget/ppc: Add E500 L2CSR0 write helper
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-02-10 Bin Menghw/net: fsl_etsec: Reverse the RCTRL.RSF logic
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-02-10 Bin Menghw/ppc: e500: Fill in correct <clock-frequency> for...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-02-10 Bin Menghw/ppc: e500: Use a macro for the platform clock frequency
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-02-02 Bin Menghw/ssi: imx_spi: Correct tx and rx fifo endianness
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-02-02 Bin Menghw/ssi: imx_spi: Correct the burst length > 32 bit...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-02-02 Bin Menghw/ssi: imx_spi: Round up the burst length to be multiple...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-02-02 Bin Menghw/ssi: imx_spi: Remove imx_spi_update_irq() in imx_spi_reset()
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-02-02 Bin Menghw/ssi: imx_spi: Use a macro for number of chip selects...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-01-25 Bin Mengnet: checksum: Introduce fine control over checksum...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-01-24 Bin Menghw/sd: sd.h: Cosmetic change of using spaces
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-01-24 Bin Menghw/sd: ssi-sd: Use macros for the dummy value and tokens...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-01-24 Bin Menghw/sd: ssi-sd: Fix the wrong command index for STOP_TRANSMISSION
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-01-24 Bin Menghw/sd: ssi-sd: Add a state representing Nac
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-01-24 Bin Menghw/sd: ssi-sd: Suffix a data block with CRC16
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-01-24 Bin Mengutil: Add CRC16 (CCITT) calculation routines
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-01-24 Bin Menghw/sd: sd: Drop sd_crc16()
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-01-24 Bin Menghw/sd: sd: Support CMD59 for SPI mode
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-01-24 Bin Menghw/sd: ssi-sd: Fix incorrect card response sequence
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-01-16 Bin Mengtarget/riscv: Remove built-in GDB XML files for CSRs
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-01-16 Bin Mengtarget/riscv: Generate the GDB XML file for CSR registers...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-01-16 Bin Mengtarget/riscv: Add CSR name in the CSR function table
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-01-16 Bin Mengtarget/riscv: Make csr_ops[CSR_TABLE_SIZE] external
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-01-16 Bin Menghw/riscv: sifive_u: Use SIFIVE_U_CPU for mc->default_cpu_type
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-01-16 Bin Menghw/block: m25p80: Don't write to flash if write is...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-01-08 Bin Mengdocs/system: arm: Add sabrelite board description
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-01-08 Bin Menghw/arm: sabrelite: Connect the Ethernet PHY at address 6
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-01-08 Bin Menghw/msic: imx6_ccm: Correct register value for silicon...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2021-01-08 Bin Menghw/misc: imx6_ccm: Update PMU_MISC0 reset value
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-12-10 Bin Mengtarget/i386: seg_helper: Correct segment selector nullificat...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-11-17 Bin Menghw/sd: Fix 2 GiB card CSD register values
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-11-03 Bin Menghw/riscv: microchip_pfsoc: Hook the I2C1 controller
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-11-03 Bin Menghw/riscv: microchip_pfsoc: Correct DDR memory map
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-11-03 Bin Menghw/riscv: microchip_pfsoc: Map the reserved memory...
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
2020-11-03 Bin Menghw/riscv: microchip_pfsoc: Connect the SYSREG module
Signed-off-by: Bin Meng <bin.meng@windriver.com>
 commit | commitdiff | tree
next
QEmu