| commit | 7d3912f54e74a16dc69c1e427396ebef58ff4976 | |
| author | Peter Maydell <peter.maydell@linaro.org> | |
| Fri, 24 Aug 2018 12:17:46 +0000 (24 13:17 +0100) | ||
| committer | Peter Maydell <peter.maydell@linaro.org> | |
| Fri, 24 Aug 2018 12:17:46 +0000 (24 13:17 +0100) | ||
| tree | e9fdca9f5cd3ee95650077d193c3fb037ad69947 | treesnapshot (tar.gz zip) |
| parent | 139d941e5a61d29c895ab422031eb7fd8797e059 | commitdiff |
hw/ssi/pl022: Correct wrong DMACR and ICR handling
In the PL022, register offset 0x20 is the ICR, a write-only
interrupt-clear register. Register offset 0x24 is DMACR, the DMA
control register. We were incorrectly implementing (a stub version
of) DMACR at 0x20, and not implementing anything at 0x24. Fix this
bug.
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Message-id: 20180820141116.9118-21-peter.maydell@linaro.org
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
In the PL022, register offset 0x20 is the ICR, a write-only
interrupt-clear register. Register offset 0x24 is DMACR, the DMA
control register. We were incorrectly implementing (a stub version
of) DMACR at 0x20, and not implementing anything at 0x24. Fix this
bug.
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Message-id: 20180820141116.9118-21-peter.maydell@linaro.org
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
| hw/ssi/pl022.c | diffblobblamehistory |