| commit | 314d3eff66f41f39191aaca2e5f6e3dc81480c1b | |
| author | Paolo Bonzini <pbonzini@redhat.com> | |
| Wed, 19 Oct 2022 12:01:36 +0000 (19 14:01 +0200) | ||
| committer | Paolo Bonzini <pbonzini@redhat.com> | |
| Thu, 20 Oct 2022 13:16:13 +0000 (20 15:16 +0200) | ||
| tree | 0ad5c97909f2530e794e70151d651bbe9e2573ac | treesnapshot (tar.gz zip) |
| parent | 0d4bcac3cac461798d810e6df54768d9613ea794 | commitdiff |
target/i386: introduce function to set rounding mode from FPCW or MXCSR bits
VROUND, FSTCW and STMXCSR all have to perform the same conversion from
x86 rounding modes to softfloat constants. Since the ISA is consistent
on the meaning of the two-bit rounding modes, extract the common code
into a wrapper for set_float_rounding_mode.
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
VROUND, FSTCW and STMXCSR all have to perform the same conversion from
x86 rounding modes to softfloat constants. Since the ISA is consistent
on the meaning of the two-bit rounding modes, extract the common code
into a wrapper for set_float_rounding_mode.
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
| target/i386/ops_sse.h | diffblobblamehistory | |
| target/i386/tcg/fpu_helper.c | diffblobblamehistory |