target/arm: Test correct register in aa32_pan and aa32_ats1e1 checks
commit10054016eda1b13bdd8340d100fd029cc8b58f36
authorPeter Maydell <peter.maydell@linaro.org>
Fri, 14 Feb 2020 17:51:13 +0000 (14 17:51 +0000)
committerPeter Maydell <peter.maydell@linaro.org>
Fri, 21 Feb 2020 16:07:02 +0000 (21 16:07 +0000)
treef0e32b6910abe1c2c4c2354890855b29b5fd8a7a
parent62d96ff48510f4bf648ad12f5d3a5507227b026f
target/arm: Test correct register in aa32_pan and aa32_ats1e1 checks

The isar_feature_aa32_pan and isar_feature_aa32_ats1e1 functions
are supposed to be testing fields in ID_MMFR3; but a cut-and-paste
error meant we were looking at MVFR0 instead.

Fix the functions to look at the right register; this requires
us to move at least id_mmfr3 to the ARMISARegisters struct; we
choose to move all the ID_MMFRn registers for consistency.

Fixes: 3d6ad6bb466f
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20200214175116.9164-19-peter.maydell@linaro.org
hw/intc/armv7m_nvic.c
target/arm/cpu.c
target/arm/cpu.h
target/arm/cpu64.c
target/arm/helper.c
target/arm/kvm32.c
target/arm/kvm64.c