?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
snapshot (tar.gz zip)
Add support for 512B instruction cache.
tree4acc8fc4cf44b5e5d6d958114abf933fa37d5f4f
drwxr-xr-x - bench tree | history
drwxr-xr-x - doc tree | history
drwxr-xr-x - lib tree | history
drwxr-xr-x - lint tree | history
drwxr-xr-x - rtl tree | history
drwxr-xr-x - sim tree | history
drwxr-xr-x - syn tree | history
32-bit scalar RISC with Harvard microarchitecture, 5 stage integer pipeline, virtual memory support (MMU) and basic DSP capabilities