armv7a: cache ttbcr and ttb0/1 on debug state entry