repo.or.cz
/
official-gcc.git
/
search
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
log
|
graphiclog1
|
graphiclog2
|
commit
|
commitdiff
|
tree
|
refs
|
edit
|
fork
first
·
prev
·
next
RISC-V: Add AVL propagation PASS for RVV auto-vectorization
2023-09-11
Juzhe-
Z
h
ong
RISC-V: Enable RVV scalable vectori
z
ation by default
.
.
.
commit
|
commitdiff
|
tree
2023-09-11
Juzhe-Zhong
RISC-V: Remove redundant f
u
nctions
commit
|
commitdiff
|
tree
2023-09-10
Juzhe-Zhong
RISC-V: Expa
n
d fixed
-
vl
m
a
x
/vls
v
ector permutatio
n
in
.
.
.
commit
|
commitdiff
|
tree
2023-09-10
Juzhe-Zhong
RIS
C
-V: Avoid unnec
e
s
s
ary sli
d
eu
p
in compress
p
atter
n
.
.
.
commit
|
commitdiff
|
tree
2023-09-10
Juzhe-Zhong
R
I
SC-V
:
Fix dump FILE of VS
E
TV
L
PASS[PR111311]
commit
|
commitdiff
|
tree
2023-09-09
Juzhe-
Z
hong
RISC-V:
F
ix
V
L
S
fl
o
ating-
p
oint o
p
e
ratio
n
s predicate
commit
|
commitdiff
|
tree
2023-09-08
J
u
zhe
-
Zhong
R
I
S
C-V: Suppre
s
s bogus warning for VLS type
s
commit
|
commitdiff
|
tree
2023-09-08
Juz
h
e
-
Z
h
ong
RISC-V: Fix
i
n
cor
r
ect nregs calculat
i
on f
o
r VLS m
o
des
commit
|
commitdiff
|
tree
2023-09-07
Juzhe-Zh
o
ng
RISC-V: Remove incorrect earliest vse
t
vl post op
t
i
m
iza
t
ion
.
.
.
commit
|
commitdiff
|
tree
2023-09-06
Juzhe-Zhong
RISC-V: Fix inc
o
rrect mode tieable which cause IC
E
.
.
.
commit
|
commitdiff
|
tree
2023-09-06
Juzhe-Zhong
RISC-V: Fi
x
V
S
E
TVL PASS
AVL/VL fetch bu
g
[
1
1129
5
]
commit
|
commitdiff
|
tree
2023-09-06
Juz
h
e-Zhong
RIS
C
-V: Remo
v
e u
n
reason
a
ble TARGET_64BIT for VLS modes
.
.
.
commit
|
commitdiff
|
tree
2023-09-06
Pan Li
RIS
C
-V: Fix incorrect folder for VRGATHERI16 tes
t
case
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-09-05
Pan Li
RISC-
V
:
S
upport FP SGNJ autovec
f
or VLS mode
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-09-04
Pan
L
i
RISC-V: Support FP16 for
R
VV VR
G
ATHEREI16
intrinsic
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-09-03
Pan
Li
RISC-V: Support FP MAX/MIN autove
c
for VLS m
o
de
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-09-01
Juzhe-Zhong
R
I
S
C-
V
: Enable VE
C
T
_COMPARE_COSTS
b
y default
commit
|
commitdiff
|
tree
2023-09-01
J
uzhe-Zhong
RISC-V: Ad
d
dynamic LM
U
L compile optio
n
commit
|
commitdiff
|
tree
2023-09-01
Pan
Li
RISC-
V
: Support
FP ADD/SUB/
M
UL/
D
I
V
autovec for VLS
.
.
.
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-31
Pan
L
i
RISC-V: Sup
p
ort rou
n
ding
m
o
de for VF
N
MA
D
D/
V
FNMACC autove
c
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-31
Pan Li
RISC-
V
: Support roun
d
i
n
g mode for V
F
N
M
S
A
C/VF
N
MS
U
B a
u
tovec
Signed-off-by:
Pan Li
<pan2.li@intel.com>
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-31
Pan Li
RISC-V: Su
p
port rounding mode
f
o
r VFMS
A
C/VFMS
U
B autovec
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-31
Pan Li
RISC
-
V
:
S
u
pp
o
rt rounding mode f
o
r VFMADD/VFMAC
C
auto
v
e
c
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-31
Juzhe-Zhong
RISC-
V
: Add Vector c
o
st mode
l
framewo
r
k
f
o
r RVV
commit
|
commitdiff
|
tree
2023-08-30
Juzhe-Zhong
test: Add xfail i
n
t
o
s
l
p
-r
e
duc-7
.
c for R
V
V
V
LA vect
o
rization
commit
|
commitdiff
|
tree
2023-08-30
Juzhe-Zhong
test: Adapt slp-26
.
c chec
k
for RVV
commit
|
commitdiff
|
tree
2023-08-30
Juz
h
e-
Z
hong
tes
t
: F
i
x XPAS
S
of RVV
commit
|
commitdiff
|
tree
2023-08-30
Juz
h
e-Zh
o
ng
test: Ad
d
xf
a
il for riscv_vec
t
o
r
commit
|
commitdiff
|
tree
2023-08-30
Juzhe-Z
h
ong
R
I
SC-V: Make sure we get VL
RE
G
operand for
V
LM
A
X
vsetvl
commit
|
commitdiff
|
tree
2023-08-30
J
uzh
e
-Zhong
RISC-V: Ena
b
le mov
m
isalign for VLS modes
commit
|
commitdiff
|
tree
2023-08-29
Pan
L
i
RISC-V: Fi
x
o
ne ICE for vect test vect
-
m
u
ltitypes-5
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-28
J
u
zh
e
-Zhong
RISC-V:
F
ix
u
ninitializ
e
d probabi
l
ity
f
o
r GIMPL
E
IR
.
.
.
commit
|
commitdiff
|
tree
2023-08-28
Juz
h
e-Zhong
R
ISC-V: R
e
factor Phase 3 (Demand
f
usion)
o
f VSE
T
VL
.
.
.
commit
|
commitdiff
|
tree
2023-08-26
J
uzhe-Zhong
R
I
SC-V: Support LEN_FOLD_EXTR
A
CT_LAST auto-vectori
z
ation
commit
|
commitdiff
|
tree
2023-08-25
Ju
z
h
e-Zhong
RISC-V: Add early contin
u
e
for EN
T
R
Y
and
EXIT
block
commit
|
commitdiff
|
tree
2023-08-24
J
u
zhe
-
Zhong
RISC-V: Ad
d
COND_LEN
_
FNMA/COND_LEN_
F
MS/COND_LEN_FNMS
.
.
.
commit
|
commitdiff
|
tree
2023-08-24
Juzhe-Zhon
g
gi
m
ple_f
o
ld: Support
C
O
ND_LEN_FNMA/COND_LEN_FM
S
/COND_LEN_FNM
.
.
.
commit
|
commitdiff
|
tree
2023-08-24
Juzhe-Zhong
VECT: Apply LEN_FOLD_EXTR
A
CT_LAST
i
nto l
o
op vecto
r
izer
commit
|
commitdiff
|
tree
2023-08-24
Pan Li
RISC-V: F
i
x one typo in autovec
.
md pa
t
tern comme
n
t
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-24
Pan
Li
R
ISC
-
V: Refactor R
V
V cla
s
s b
y
f
rm_o
p
_type templ
a
te arg
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-23
Juzhe-Zhong
R
ISC-V: Fix potential ICE of g
l
oba
l
vsetvl elimina
t
io
n
commit
|
commitdiff
|
tree
2023-08-23
Juzhe-Zhong
R
ISC
-
V: Fix VTYPE fuse ru
l
e bug
commit
|
commitdiff
|
tree
2023-08-23
Juzh
e
-Zh
o
ng
RIS
C
-V: Fix gather_load_run-12
.
c test
commit
|
commitdiff
|
tree
2023-08-23
J
uz
h
e
-Zhong
RISC-V: Add attribute to vtyp
e
c
h
ange
o
nly
v
setvl
commit
|
commitdiff
|
tree
2023-08-23
Juz
h
e
-Zhong
RISC
-
V: Adapt l
i
ve
-
1
.
c
testcase
commit
|
commitdiff
|
tree
2023-08-22
Juzhe-Zhong
R
I
SC-V: Clang format
r
i
s
cv-vse
t
vl
.
cc[NFC]
commit
|
commitdiff
|
tree
2023-08-22
J
u
zhe-Zhong
R
I
S
C-V: Add
r
iscv-vse
t
v
l
.
d
e
f to t
-
riscv
commit
|
commitdiff
|
tree
2023-08-22
Juz
h
e-
Z
h
o
ng
VECT: Add LE
N
_F
O
LD
_
EXTRACT_LAST pattern
commit
|
commitdiff
|
tree
2023-08-22
Ju
z
h
e-Zhong
VECT: Support loo
p
len control on EX
T
RACT_LAST vectorizati
o
n
commit
|
commitdiff
|
tree
2023-08-22
P
a
n
Li
RISC-V: Suppo
r
t RV
V
V
FWREDUSUM
.
VS rounding mode intrinsi
c
API
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-17
Pa
n
L
i
RISC-V: Support RVV VFWREDOSUM
.
V
S
ro
u
n
d
ing mo
d
e intrinsic API
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-17
P
a
n Li
RISC-V: Support
RVV VFRED
O
S
U
M
.
VS
r
oundi
n
g m
o
de intrinsic API
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-17
Pan Li
RIS
C
-V: Support RVV VFRE
D
U
S
UM
.
VS
r
o
u
nding
m
od
e
in
t
ri
n
s
ic API
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-17
P
a
n Li
RISC-V: Sup
p
ort RVV VF
N
CVT
.
F
.
{X|XU|F}
.
W r
o
und
i
n
g mod
e
.
.
.
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-17
Pan L
i
RISC-
V
: Support RVV VF
N
CVT
.
XU
.
F
.
W roun
d
ing mode intrinsic API
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-17
Pan Li
RIS
C
-
V: Support RVV VF
N
C
V
T
.
X
.
F
.
W rounding mode intrinsic A
P
I
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-17
Ju
z
he-Zhong
R
ISC-V: Fix incorrect VTYP
E
fu
s
ion for floating point
.
.
.
commit
|
commitdiff
|
tree
2023-08-16
P
a
n
Li
RI
S
C-V: Supp
o
rt RVV VF
W
CVT
.
XU
.
F
.
V rounding mode intrinsic API
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-16
Pan Li
RISC-V:
Fix one
b
uild e
r
ror for tem
p
l
a
te def
a
ult
arg
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-16
P
an Li
RI
S
C-V: Sup
p
or
t
RVV
VFWC
V
T
.
X
.
F
.
V
r
ou
n
ding mode i
n
trinsic API
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-16
Pan Li
RI
S
C-V: Suppor
t
RVV VF
C
VT
.
F
.
X
.
V and
V
FCVT
.
F
.
XU
.
V roun
d
ing
.
.
.
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-16
Pan Li
RISC-V: Sup
p
o
r
t RVV VF
C
VT
.
X
U
.
F
.
V rounding mode
i
n
t
rinsic
API
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-16
Juzhe-Zhong
RISC-V: Support MASK_
L
EN_{LOAD
_
LANES,STO
R
E_LANE
S
}
commit
|
commitdiff
|
tree
2023-08-16
Ju
z
he-Zhong
VECT: Appl
y
MASK_LEN_{LOAD_LAN
E
S, STORE_
L
AN
E
S} into
.
.
.
commit
|
commitdiff
|
tree
2023-08-16
Pan Li
RISC-V
:
Support RVV VFCVT
.
X
.
F
.
V r
o
u
n
di
n
g mode intr
i
nsic A
P
I
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-15
Juzhe-Z
h
o
n
g
RISC-
V
:
Fix autovec_le
n
g
t
h_operand predicate[
P
R
1
10989]
commit
|
commitdiff
|
tree
2023-08-15
Pan Li
Mode-Swi
t
ching: Fix SET
_
S
R
C ICE for create_
p
r
e_
e
x
i
t
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-15
Pan Li
RISC-V
:
S
upp
o
rt R
V
V VFREC
7
r
o
unding mode intrinsic AP
I
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-14
Pan Li
R
I
SC-V: Support
RVV VFSQRT rounding mode intrinsic API
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-14
P
a
n Li
RIS
C
-V
:
Support RVV
V
F
W
N
MSAC
rounding mode intrinsic API
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-14
Pan Li
RISC-V: Supp
o
rt RVV VFWMSAC rounding mo
d
e intrinsic API
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-14
Pan
L
i
RISC-V: Support RVV
VFW
N
MAC
C
rounding mode intrinsic
A
PI
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-14
Pan Li
RISC
-
V: Support RV
V
VFWMACC rounding
mo
d
e
intrinsic API
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-14
Pan Li
RISC-V:
S
u
p
port
RVV VFNMSUB
rounding mode
intri
n
sic
API
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-12
Juzhe-Z
h
ong
RISC-V: Add TAR
E
GT_V
E
CTOR c
h
eck i
n
to VLS modes
commit
|
commitdiff
|
tree
2023-08-12
Juzhe
-
Zhong
RISC-V
:
Fix v
e
c_seri
e
s expander[
P
R110985]
commit
|
commitdiff
|
tree
2023-08-12
J
uzhe-Zhong
RISC-V: Allow CONST_VECTOR f
o
r VLS modes
commit
|
commitdiff
|
tree
2023-08-11
J
u
zhe-Zhong
VE
C
T: Fix IC
E
o
n
MASK_LE
N
_{LOAD,
STOR
E
}
w
hen no
LEN
.
.
.
commit
|
commitdiff
|
tree
2023-08-11
P
a
n Li
RISC-V: Supp
o
rt RVV VFMSUB rounding mo
d
e i
n
trinsic API
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-11
J
u
zhe-Zhong
V
E
CT: Add ve
c
_mask_len_{l
o
ad_lanes
,
store_l
a
nes} patterns
commit
|
commitdiff
|
tree
2023-08-11
Pa
n
Li
R
I
SC-V: Suppor
t
RVV VFN
M
AD
D
rou
n
d
i
n
g
m
o
de intr
i
nsic API
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-11
Pan Li
RIS
C
-V: Suppor
t
RVV VFMADD ro
u
nding mode
i
nt
r
insic A
P
I
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-11
Pan Li
RISC
-
V: Support RVV VFNMSAC
r
ou
n
d
ing m
o
de intrinsic
API
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-11
Pan Li
RISC
-
V
:
Support RVV VFMSAC rounding mod
e
int
r
ins
i
c
A
P
I
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-10
Juzhe-Zhong
R
ISC-V: Add MA
S
K
vec_duplicate pattern[PR
1
10
9
62]
commit
|
commitdiff
|
tree
2023-08-10
Pan Li
R
ISC-V:
Support
R
VV VF
N
MACC roun
d
i
n
g mode intr
i
nsi
c
API
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-10
P
a
n Li
RISC-V: Sup
p
o
r
t RVV VFMACC rounding mo
d
e i
n
trinsic A
P
I
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-10
Juzhe-Zhong
RISC-V: Supp
o
rt TU
f
o
r
i
nteger ter
n
ary OP[PR110964
]
commit
|
commitdiff
|
tree
2023-08-10
Juzhe-Zhong
RIS
C
-V: Ad
d
missing modes to the iterators
commit
|
commitdiff
|
tree
2023-08-10
Pan Li
R
ISC-V:
R
efactor RVV fr
m
_mode attr fo
r
rounding mod
e
.
.
.
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-09
Juzhe-Zhong
R
I
SC-V: Fix VLM
A
X
AVL incorrect loc
a
l anticipate [VSETVL
.
.
.
commit
|
commitdiff
|
tree
2023-08-09
Juzhe
-
Z
h
o
n
g
RISC-V: Sup
p
ort NPATTERN
S
= 1
s
t
e
pped vect
o
r[
P
R110950]
commit
|
commitdiff
|
tree
2023-08-08
Pan Li
RISC
-
V: Enhan
c
e th
e
test case
f
or RVV
v
fsub/vfrsub
.
.
.
Signed-off-by:
Pan Li
<pan2.li@intel.com>
Signed-off-by:
Pan Li
<pan2.li@intel.com>
commit
|
commitdiff
|
tree
2023-08-08
Juzhe-
Z
ho
n
g
RISC-V: Support CALL conditional autove
c
patterns
commit
|
commitdiff
|
tree
2023-08-08
Ju-Zhe Zho
n
g
VECT: Supp
o
rt CAL
L
vectorization for COND_LEN
_
*
commit
|
commitdiff
|
tree
2023-08-08
y
ulong
RI
S
C-V: Fix a bug th
a
t causes
a
n err
o
r insn
.
commit
|
commitdiff
|
tree
2023-08-07
Juz
h
e
-Zhong
RISC-V
:
S
u
pport VLS basic operat
i
on auto-vecto
r
ization
commit
|
commitdiff
|
tree
2023-08-04
Pan L
i
Revert "RIS
C
-
V:
S
upport RVV VFMA
C
C ro
u
nding
mode
i
ntrinsic
.
.
.
commit
|
commitdiff
|
tree
2023-08-04
Pa
n
Li
Revert "RISC
-
V:
S
u
ppo
r
t RVV
VFNMACC rounding mo
d
e intrinsic
.
.
.
commit
|
commitdiff
|
tree
2023-08-04
Pan Li
Reve
r
t "RI
S
C-
V
: Support RVV
V
FMSAC rounding mode intrinsi
c
.
.
.
commit
|
commitdiff
|
tree
next