RISC-V: Optimize si to di zero-extend followed by left shift.