riscv: define REG_S1 and REG_S2