[ARM] xsc3: add highmem support to L2 cache handling code