| commit | d66c82ea456853a71d88359b0c19a92ac1d393ff | |
| author | Kumar Gala <galak@kernel.crashing.org> | |
| Wed, 11 Feb 2009 00:10:50 +0000 (10 18:10 -0600) | ||
| committer | Kumar Gala <galak@kernel.crashing.org> | |
| Thu, 12 Feb 2009 22:37:11 +0000 (12 16:37 -0600) | ||
| tree | 13346439fc4f4186c096ae19387934c0d1dd3841 | treesnapshot (tar.gz zip) |
| parent | a2404746f13b9df2cc6ee48010e921b9efdbba74 | commitdiff |
powerpc/fsl-booke: Add new ISA 2.06 page sizes and MAS defines
The Power ISA 2.06 added power of two page sizes to the embedded MMU
architecture. Its done it such a way to be code compatiable with the
existing HW. Made the minor code changes to support both power of two
and power of four page sizes. Also added some new MAS bits and macros
that are defined as part of the 2.06 ISA. Renamed some things to use
the 'Book-3e' concept to convey the new MMU that is based on the
Freescale Book-E MMU programming model.
Note, its still invalid to try and use a page size that isn't supported
by cpu.
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
The Power ISA 2.06 added power of two page sizes to the embedded MMU
architecture. Its done it such a way to be code compatiable with the
existing HW. Made the minor code changes to support both power of two
and power of four page sizes. Also added some new MAS bits and macros
that are defined as part of the 2.06 ISA. Renamed some things to use
the 'Book-3e' concept to convey the new MMU that is based on the
Freescale Book-E MMU programming model.
Note, its still invalid to try and use a page size that isn't supported
by cpu.
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| arch/powerpc/include/asm/mmu-fsl-booke.h | diffblobblamehistory | |
| arch/powerpc/kernel/head_fsl_booke.S | diffblobblamehistory | |
| arch/powerpc/mm/fsl_booke_mmu.c | diffblobblamehistory |