MIPS: MIPSxx SC: Avoid destructive invalidation on partial L2 cachelines.