drm/i915: Pass clock limits down to PLL matcher