ARM: 6941/1: cache: ensure MVA is cacheline aligned in flush_kern_dcache_area
commita248b13b21ae00b97638b4f435c8df3075808b5d
authorWill Deacon <will.deacon@arm.com>
Thu, 26 May 2011 10:20:19 +0000 (26 11:20 +0100)
committerRussell King <rmk+kernel@arm.linux.org.uk>
Thu, 26 May 2011 11:14:32 +0000 (26 12:14 +0100)
treeccd6357563a720660abd4af559e8d8043c64290e
parenta85fab1c795c88675ba3e23e68d821c57e9920fc
ARM: 6941/1: cache: ensure MVA is cacheline aligned in flush_kern_dcache_area

The v6 and v7 implementations of flush_kern_dcache_area do not align
the passed MVA to the size of a cacheline in the data cache. If a
misaligned address is used, only a subset of the requested area will
be flushed. This has been observed to cause failures in SMP boot where
the secondary_data initialised by the primary CPU is not cacheline
aligned, causing the secondary CPUs to read incorrect values for their
pgd and stack pointers.

This patch ensures that the base address is cacheline aligned before
flushing the d-cache.

Cc: <stable@kernel.org>
Acked-by: Catalin Marinas <catalin.marinas@arm.com>
Signed-off-by: Will Deacon <will.deacon@arm.com>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
arch/arm/mm/cache-v6.S
arch/arm/mm/cache-v7.S