| commit | 3a9e3a51dd47bd9e2fd6bcf3c893eb5729c6f1ee | |
| author | Tejun Heo <htejun@gmail.com> | |
| Tue, 23 Oct 2007 06:27:31 +0000 (23 15:27 +0900) | ||
| committer | Jeff Garzik <jeff@garzik.org> | |
| Wed, 24 Oct 2007 01:20:02 +0000 (23 21:20 -0400) | ||
| tree | ca3d801c4723f254c7ae398fc85cc8f1395173e9 | treesnapshot (tar.gz zip) |
| parent | 0c173174d0e8267b1100442f4df119ab6d52821c | commitdiff |
jmicron: update quirk for JMB361/3/5/6
Set bits 0, 4, 5 and 7 of PCI configuration register 0x40 in the
quirk. This has the following effects and is recommended by the
vendor.
* Force enable of IDE channels (used to be left alone as BIOS
configured)
* Change initial phase behavior of PIO cycle such that the host pulls
down the bus instead of tristating it. Vendor recommends this
setting.
The above settings are better for the current generation of
controllers and needed for the upcoming next generation.
Tested on JMB363.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Cc: Ethan Hsiao <ethanhsiao@jmicron.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
Set bits 0, 4, 5 and 7 of PCI configuration register 0x40 in the
quirk. This has the following effects and is recommended by the
vendor.
* Force enable of IDE channels (used to be left alone as BIOS
configured)
* Change initial phase behavior of PIO cycle such that the host pulls
down the bus instead of tristating it. Vendor recommends this
setting.
The above settings are better for the current generation of
controllers and needed for the upcoming next generation.
Tested on JMB363.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Cc: Ethan Hsiao <ethanhsiao@jmicron.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
| drivers/pci/quirks.c | diffblobblamehistory |