[ARM] Feroceon: add highmem support to L2 cache handling code