| commit | 74eee2e8d08048c847d1998c686e12a477ff939a | |
| author | Bruce Allan <bruce.w.allan@intel.com> | |
| Fri, 23 Oct 2009 04:22:18 +0000 (22 21:22 -0700) | ||
| committer | David S. Miller <davem@davemloft.net> | |
| Fri, 23 Oct 2009 04:22:18 +0000 (22 21:22 -0700) | ||
| tree | a82f79cb2ee1ca213190db63aba066972d0063cf | treesnapshot (tar.gz zip) |
| parent | 2bd9af046fdc10703b266b0f3b25423f0b7d703e | commitdiff |
e1000e: reset the PHY on 82577/82578 when going to Sx
The PHY on 82577/82578 parts needs a soft reset when transitioning to Sx
state in order for the PHY write which disables gigabit speed to take
effect. Gigabit speed must be disabled in order for the PHY writes to
registers on page 800 (the wakeup control registers) to work as expected
otherwise the system might not wake via WoL.
Signed-off-by: Bruce Allan <bruce.w.allan@intel.com>
Signed-off-by: Jeff Kirsher <jeffrey.t.kirsher@intel.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
The PHY on 82577/82578 parts needs a soft reset when transitioning to Sx
state in order for the PHY write which disables gigabit speed to take
effect. Gigabit speed must be disabled in order for the PHY writes to
registers on page 800 (the wakeup control registers) to work as expected
otherwise the system might not wake via WoL.
Signed-off-by: Bruce Allan <bruce.w.allan@intel.com>
Signed-off-by: Jeff Kirsher <jeffrey.t.kirsher@intel.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
| drivers/net/e1000e/ich8lan.c | diffblobblamehistory |