[MIPS] Separate performance counter interrupts