x86/mce/AMD: Read MSRs on the CPU allocating the threshold blocks