| 2021-05-18 | Deepti Deshatty | soc/intel/alderlake: mb/intel/sm: Add tcss code Signed-off-by: Deepti Deshatty <deepti.deshatty@intel.com> |
commitcommitdifftree |
| 2021-05-14 | Deepti Deshatty | soc/intel/alderlake: Add known GPIO virtual wire information Signed-off-by: Deepti Deshatty <deepti.deshatty@intel.com> |
commitcommitdifftree |
| 2021-05-14 | Deepti Deshatty | soc/intel/alderlake: Add known CPU Port IDs for GPIO... Signed-off-by: Deepti Deshatty <deepti.deshatty@intel.com> |
commitcommitdifftree |
| 2021-05-14 | Deepti Deshatty | soc/intel/alderlake: Add IOM PCR PID Signed-off-by: Deepti Deshatty <deepti.deshatty@intel.com> |
commitcommitdifftree |