| commit | f503b60bb9f374741d6d262c4db04e4a4c3aaa0b | |
| author | Arthur Heymans <arthur@aheymans.xyz> | |
| Mon, 16 Sep 2019 19:00:22 +0000 (16 21:00 +0200) | ||
| committer | Arthur Heymans <arthur@aheymans.xyz> | |
| Sun, 6 Oct 2019 10:11:00 +0000 (6 10:11 +0000) | ||
| tree | e300ef635ff92df77eb6e0cb2142f30541fc4288 | treesnapshot (tar.gz zip) |
| parent | e552d073b70dec6e6d27b2c575c92b1afb876a16 | commitdiff |
sb/intel/ibexpeak: Add CIR initialization
This properly sets up the chipset initialization registers, instead of
replaying an RCBA dump.
The information is taken from the EDS and from the thinkpad x201
vendor BIOS disassembly and from an HP UEFI.
TESTED on Thinkpad X201. Seems stable at booting, rebooting and resume
from S3.
Change-Id: I21c2beaf70da27dbe6a56e2612df2c257c05fc62
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/35439
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
This properly sets up the chipset initialization registers, instead of
replaying an RCBA dump.
The information is taken from the EDS and from the thinkpad x201
vendor BIOS disassembly and from an HP UEFI.
TESTED on Thinkpad X201. Seems stable at booting, rebooting and resume
from S3.
Change-Id: I21c2beaf70da27dbe6a56e2612df2c257c05fc62
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/35439
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>