| commit | f4fa906270623125316f1203766d693adda43739 | |
| author | Anil Kumar <anil.kumar.k@intel.com> | |
| Thu, 30 Jul 2020 21:31:00 +0000 (30 14:31 -0700) | ||
| committer | Patrick Georgi <pgeorgi@google.com> | |
| Mon, 17 Aug 2020 06:41:10 +0000 (17 06:41 +0000) | ||
| tree | a37af732dd6e799845eb5860e892c8afa8950650 | treesnapshot (tar.gz zip) |
| parent | 5b40682313c24dd35ac866c191657b3c24e6ae30 | commitdiff |
mb/tglrvp: Update SPD files for Hynix
- Increase DDR Frquency limit to support data rate 4266 Mbps
Bug=None
Test=Build and boot on tglrvp hardware;
$dmidecode --type 17 reflects memory Speed = 4266
Signed-off-by: Anil Kumar <anil.kumar.k@intel.com>
Change-Id: I8185ebbaa32a01fee104bc0b757fc4adb58bba97
Reviewed-on: https://review.coreboot.org/c/coreboot/+/44149
Reviewed-by: Ravishankar Sarawadi <ravishankar.sarawadi@intel.corp-partner.google.com>
Reviewed-by: Ravishankar Sarawadi <ravishankar.sarawadi@intel.com>
Reviewed-by: Srinidhi N Kaushik <srinidhi.n.kaushik@intel.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
- Increase DDR Frquency limit to support data rate 4266 Mbps
Bug=None
Test=Build and boot on tglrvp hardware;
$dmidecode --type 17 reflects memory Speed = 4266
Signed-off-by: Anil Kumar <anil.kumar.k@intel.com>
Change-Id: I8185ebbaa32a01fee104bc0b757fc4adb58bba97
Reviewed-on: https://review.coreboot.org/c/coreboot/+/44149
Reviewed-by: Ravishankar Sarawadi <ravishankar.sarawadi@intel.corp-partner.google.com>
Reviewed-by: Ravishankar Sarawadi <ravishankar.sarawadi@intel.com>
Reviewed-by: Srinidhi N Kaushik <srinidhi.n.kaushik@intel.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
| src/mainboard/intel/tglrvp/spd/Hynix-H9HKNNNEBMAV-4267.spd.hex | diffblobblamehistory |