| commit | f0a9142b24889087a61c66ccf3a39d7a93563e02 | |
| author | V Sowmya <v.sowmya@intel.com> | |
| Mon, 14 Dec 2020 03:52:45 +0000 (14 09:22 +0530) | ||
| committer | Hung-Te Lin <hungte@chromium.org> | |
| Thu, 17 Dec 2020 06:23:41 +0000 (17 06:23 +0000) | ||
| tree | 03b9306341e31d96977594aed42144bcfefe387f | treesnapshot (tar.gz zip) |
| parent | 16f213a499a033627a4897f808110759cf3d52fa | commitdiff |
mb/intel/adlrvp: Enable PCIEXP_HOTPLUG for TCSS TBT/USB4 ports
This change enables PCIEXP_HOTPLUG to support resource allocation for
TCSS TBT/USB4 ports.
Referred from TGLRVP -> https://review.coreboot.org/c/coreboot/+/41543
Change-Id: I5f883dac0d7e5fa84ad2e1683f84c933a90cea51
Signed-off-by: V Sowmya <v.sowmya@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/48619
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Subrata Banik <subrata.banik@intel.com>
This change enables PCIEXP_HOTPLUG to support resource allocation for
TCSS TBT/USB4 ports.
Referred from TGLRVP -> https://review.coreboot.org/c/coreboot/+/41543
Change-Id: I5f883dac0d7e5fa84ad2e1683f84c933a90cea51
Signed-off-by: V Sowmya <v.sowmya@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/48619
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Subrata Banik <subrata.banik@intel.com>
| src/mainboard/intel/adlrvp/Kconfig | diffblobblamehistory |