| commit | df369af79e98960afde403d4375ed03f1a648e2a | |
| author | Patrick Rudolph <siro@das-labor.org> | |
| Mon, 2 Jan 2017 17:41:37 +0000 (2 18:41 +0100) | ||
| committer | Nico Huber <nico.h@gmx.de> | |
| Tue, 3 Jan 2017 14:10:15 +0000 (3 15:10 +0100) | ||
| tree | b1c22ad367a9e20745fcc66f30192618f33c3d5d | treesnapshot (tar.gz zip) |
| parent | 2ed7295cd995f1e28fe442ce50a4a7aa3362395c | commitdiff |
sb/intel/common/gpio: Support ICH9M and prior
Write gpio level twice to make sure the level is set
after pins have been configred as GPIO and to minimize
glitches on newer hardware.
Required to set correct GPIO layout on T500.
Tested on T500.
Change-Id: I691e672c7cb52ca51a80fd29657ada7488db0d41
Signed-off-by: Patrick Rudolph <siro@das-labor.org>
Reviewed-on: https://review.coreboot.org/18012
Reviewed-by: Nico Huber <nico.h@gmx.de>
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Tested-by: build bot (Jenkins)
Write gpio level twice to make sure the level is set
after pins have been configred as GPIO and to minimize
glitches on newer hardware.
Required to set correct GPIO layout on T500.
Tested on T500.
Change-Id: I691e672c7cb52ca51a80fd29657ada7488db0d41
Signed-off-by: Patrick Rudolph <siro@das-labor.org>
Reviewed-on: https://review.coreboot.org/18012
Reviewed-by: Nico Huber <nico.h@gmx.de>
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Tested-by: build bot (Jenkins)
| src/southbridge/intel/common/gpio.c | diffblobblamehistory |