| commit | ce20697513b1a6455c743aef43d40f91b0085af9 | |
| author | Nico Huber <nico.h@gmx.de> | |
| Sat, 16 Nov 2019 23:42:57 +0000 (17 00:42 +0100) | ||
| committer | Patrick Georgi <pgeorgi@google.com> | |
| Mon, 18 Nov 2019 11:49:27 +0000 (18 11:49 +0000) | ||
| tree | 760a0d77a4263f531dc9dd7ca88494e5964ae483 | treesnapshot (tar.gz zip) |
| parent | 8d6d3fa109ca6895008639e12b0eb48d700e8665 | commitdiff |
mb/compulab/intense_pc: Clean PCH and super-i/o config up
The generic PCH code already enables a superset of LPC decoding. Move
UART setup to bootblock_mainboard_early_init() where it is expected.
Last but not least, remove an odd write to BUCs (RCBA+0x3414) and
beyond, as it's an 8-bit register and shouldn't be bluntly zeroed.
Change-Id: I24a4ccf6a529460a83f48522d2e05e6ad6614f81
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/36888
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
The generic PCH code already enables a superset of LPC decoding. Move
UART setup to bootblock_mainboard_early_init() where it is expected.
Last but not least, remove an odd write to BUCs (RCBA+0x3414) and
beyond, as it's an 8-bit register and shouldn't be bluntly zeroed.
Change-Id: I24a4ccf6a529460a83f48522d2e05e6ad6614f81
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/36888
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
| src/mainboard/compulab/intense_pc/early_init.c | diffblobblamehistory |