| commit | 92ce1fb45eda81d8667db63ec8eb649ed87c743c | |
| author | Arthur Heymans <arthur@aheymans.xyz> | |
| Thu, 7 Sep 2017 16:15:28 +0000 (7 18:15 +0200) | ||
| committer | Arthur Heymans <arthur@aheymans.xyz> | |
| Tue, 12 Sep 2017 22:25:13 +0000 (12 22:25 +0000) | ||
| tree | c600fcd8d94a6eced464432d5b146d170d4baecd | treesnapshot (tar.gz zip) |
| parent | 91d98e78ff8115deecc8ec01c4f788bf29461233 | commitdiff |
mb/intel/dg43gt: Fix smbus IRQ
This board uses the reset defaults for DxxIP and DxxIR.
The datasheet "Intel ® I/O Controller Hub 10 (ICH10) Family"
mistakenly says in the D31IP register that all function have INTB as
default. This is however not true as documented in the reset default
value.
This fixes the DSDT such that the SMBus device gets a route for the
INT C interrupt it uses.
Change-Id: I3dd1308fb7acec86b90ecd9d2079cf9a58702c40
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-on: https://review.coreboot.org/21442
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This board uses the reset defaults for DxxIP and DxxIR.
The datasheet "Intel ® I/O Controller Hub 10 (ICH10) Family"
mistakenly says in the D31IP register that all function have INTB as
default. This is however not true as documented in the reset default
value.
This fixes the DSDT such that the SMBus device gets a route for the
INT C interrupt it uses.
Change-Id: I3dd1308fb7acec86b90ecd9d2079cf9a58702c40
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-on: https://review.coreboot.org/21442
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
| src/mainboard/intel/dg43gt/acpi/x4x_pci_irqs.asl | diffblobblamehistory |