| commit | 9258021873001fa1568401cb3a103e9bb2dc2f9c | |
| author | Lijian Zhao <lijian.zhao@intel.com> | |
| Fri, 13 Apr 2018 23:34:56 +0000 (13 16:34 -0700) | ||
| committer | Patrick Georgi <pgeorgi@google.com> | |
| Thu, 19 Apr 2018 07:51:38 +0000 (19 07:51 +0000) | ||
| tree | 028dd8275c6086ac1319c961c771039f0787cb99 | treesnapshot (tar.gz zip) |
| parent | 6d5093d8e74eb91d7ce0d4ecb3ffc1e80eca5753 | commitdiff |
soc/intel/cannonlake: Force LPC IO decode settings
Force PCH LPC generic IO ranges are identical between PCH LPC pci config
space and DMI PCR registers. Reference documentation from 570374 chapter
2.4.1.
Bug=77944335
TEST=Boot up in OS in meowth board, using iotools to read LPC pci
config space offset 0x84~0x90 and compare with values read from DMI PCR
private register offset 0x2730~0x273c are identical.
Change-Id: I72a40360ba67f443f24468f10504d8cfd0b099ca
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
Reviewed-on: https://review.coreboot.org/25668
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Force PCH LPC generic IO ranges are identical between PCH LPC pci config
space and DMI PCR registers. Reference documentation from 570374 chapter
2.4.1.
Bug=77944335
TEST=Boot up in OS in meowth board, using iotools to read LPC pci
config space offset 0x84~0x90 and compare with values read from DMI PCR
private register offset 0x2730~0x273c are identical.
Change-Id: I72a40360ba67f443f24468f10504d8cfd0b099ca
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
Reviewed-on: https://review.coreboot.org/25668
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
| src/soc/intel/cannonlake/lpc.c | diffblobblamehistory |