| commit | 9116eb660eac5fe906f8968704f3daa739c1a8e9 | |
| author | Mario Scheithauer <mario.scheithauer@siemens.com> | |
| Thu, 23 Aug 2018 09:39:19 +0000 (23 11:39 +0200) | ||
| committer | Patrick Georgi <pgeorgi@google.com> | |
| Fri, 24 Aug 2018 15:36:07 +0000 (24 15:36 +0000) | ||
| tree | de47c622b9ad9162be113d011a80bb6859707db2 | treesnapshot (tar.gz zip) |
| parent | 31a4700ce9fbd1a4a04e88198e18d50cd9a81897 | commitdiff |
soc/intel/apollolake: Make eMMC max speed configurable
The eMMC maximum speed is set to HS400 mode per default. To increase the
lifetime of the circuit, it is necessary to reduce the eMMC speed.
Change-Id: I6fa5eb56a0593e24269ef143645c506232879889
Signed-off-by: Mario Scheithauer <mario.scheithauer@siemens.com>
Reviewed-on: https://review.coreboot.org/28282
Reviewed-by: Werner Zeh <werner.zeh@siemens.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
The eMMC maximum speed is set to HS400 mode per default. To increase the
lifetime of the circuit, it is necessary to reduce the eMMC speed.
Change-Id: I6fa5eb56a0593e24269ef143645c506232879889
Signed-off-by: Mario Scheithauer <mario.scheithauer@siemens.com>
Reviewed-on: https://review.coreboot.org/28282
Reviewed-by: Werner Zeh <werner.zeh@siemens.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
| src/soc/intel/apollolake/chip.c | diffblobblamehistory | |
| src/soc/intel/apollolake/chip.h | diffblobblamehistory |