| commit | 3b0a626edc9d1a45324fd8e77b10e4e49155bb8f | |
| author | Marc Jones <marc.jones@se-eng.com> | |
| Wed, 16 Sep 2015 05:05:00 +0000 (15 23:05 -0600) | ||
| committer | Martin Roth <martinroth@google.com> | |
| Mon, 9 Nov 2015 23:25:14 +0000 (10 00:25 +0100) | ||
| tree | 75a7a0fc8084031da63f3aa3e37448ecb7d5cb54 | treesnapshot (tar.gz zip) |
| parent | 2d72345f80266555aa3c358d0b7bcda083687b5c | commitdiff |
mainboard/intel: Add Stargo2
The Intel Stargo2 is a communications device reference design.
This mainboard uses the Sandy/Ivy Bridge and is paired with
the i89xx southbridge. The FSP package is available from Intel:
https://intel.com/fsp.
Change-Id: I75c527f0eb0de1ee6ac13d8d276d7cf23b5b120c
Signed-off-by: Marc Jones <marc.jones@se-eng.com>
Reviewed-on: http://review.coreboot.org/12170
Tested-by: build bot (Jenkins)
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
The Intel Stargo2 is a communications device reference design.
This mainboard uses the Sandy/Ivy Bridge and is paired with
the i89xx southbridge. The FSP package is available from Intel:
https://intel.com/fsp.
Change-Id: I75c527f0eb0de1ee6ac13d8d276d7cf23b5b120c
Signed-off-by: Marc Jones <marc.jones@se-eng.com>
Reviewed-on: http://review.coreboot.org/12170
Tested-by: build bot (Jenkins)
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
17 files changed: