| commit | 042a8336f3eb7c7ed4358a100fae23967346e7a2 | |
| author | Jonathan Neuschäfer <j.neuschaefer@gmx.net> | |
| Fri, 16 Feb 2018 12:36:47 +0000 (16 13:36 +0100) | ||
| committer | Martin Roth <martinroth@google.com> | |
| Tue, 20 Feb 2018 20:46:12 +0000 (20 20:46 +0000) | ||
| tree | 50751f64e4352cc518b02b6ce9a9c1a388c23f58 | treesnapshot (tar.gz zip) |
| parent | b26759d703b636d1462d31cfa38fd3b3d8c90bfe | commitdiff |
arch/riscv: Pass the bootrom-provided FDT to the payload
The RISC-V boot protocol foresees that at every stage boundary (bootrom
to boot loader, boot loader -> OS), register a0 contains the Hart ID and
a1 contains the physical address of the Flattened Device Tree that the
stage shall use.
As a first step, pass the bootrom-provided FDT to the payload,
unmodified.
Change-Id: I468bc64a47153d564087235f1c7e2d10e3d7a658
Signed-off-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net>
Reviewed-on: https://review.coreboot.org/23797
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
The RISC-V boot protocol foresees that at every stage boundary (bootrom
to boot loader, boot loader -> OS), register a0 contains the Hart ID and
a1 contains the physical address of the Flattened Device Tree that the
stage shall use.
As a first step, pass the bootrom-provided FDT to the payload,
unmodified.
Change-Id: I468bc64a47153d564087235f1c7e2d10e3d7a658
Signed-off-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net>
Reviewed-on: https://review.coreboot.org/23797
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>