| commit | 01d0467af93029aa5e1e30e09c298344120c8998 | |
| author | Furquan Shaikh <furquan@chromium.org> | |
| Tue, 13 Feb 2018 03:10:17 +0000 (12 19:10 -0800) | ||
| committer | Furquan Shaikh <furquan@google.com> | |
| Tue, 13 Feb 2018 17:01:00 +0000 (13 17:01 +0000) | ||
| tree | efca3c41da05b9bc8fa170fed941b516317945e1 | treesnapshot (tar.gz zip) |
| parent | ff0d8698c2111d405e845536757e9105cfe78e8e | commitdiff |
mb/google/poppy: Fix the SPD for samsung_dimm_K4A8G165WB
Original SPD provided by the vendor had bytes after 254 shifted by 16
bytes. This change fixes the SPD data based on the latest details
received from the vendor.
BUG=b:72749394
TEST=Verified that the device with this memory part boots to OS fine.
Also, mosys is able to dump the right memory information.
Change-Id: I6938dea761c5785048aad69eeeaf50e2d0fa8ca1
Signed-off-by: Furquan Shaikh <furquan@chromium.org>
Reviewed-on: https://review.coreboot.org/23729
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net>
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Original SPD provided by the vendor had bytes after 254 shifted by 16
bytes. This change fixes the SPD data based on the latest details
received from the vendor.
BUG=b:72749394
TEST=Verified that the device with this memory part boots to OS fine.
Also, mosys is able to dump the right memory information.
Change-Id: I6938dea761c5785048aad69eeeaf50e2d0fa8ca1
Signed-off-by: Furquan Shaikh <furquan@chromium.org>
Reviewed-on: https://review.coreboot.org/23729
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net>
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
| src/mainboard/google/poppy/spd/samsung_dimm_K4A8G165WB-BCRC.spd.hex | diffblobblamehistory |