| commit | 0024678d17586aa294684e2b27acf5c04b22fb08 | |
| author | Arthur Heymans <arthur@aheymans.xyz> | |
| Wed, 25 May 2022 12:51:50 +0000 (25 14:51 +0200) | ||
| committer | Paul Fagerburg <pfagerburg@chromium.org> | |
| Thu, 2 Jun 2022 15:58:34 +0000 (2 15:58 +0000) | ||
| tree | 6637a4d363ccedb0234d3aec4389f602281fe31d | treesnapshot (tar.gz zip) |
| parent | 346db92f8c6e42529af6dbcf34caf9c3fb1a5a12 | commitdiff |
cpu/intel/model_fxx: Select SSE2
Starting from Intel Pentium 4, cpus featured SSE2.
This will be used in the follow-up patches to determine whether to use
mfence as this instruction was introduced with the SSE2 feature set.
Change-Id: I8ce37d855cf84a9fb9fe9e18d77b0c19be261407
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/64666
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Elyes Haouas <ehaouas@noos.fr>
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Starting from Intel Pentium 4, cpus featured SSE2.
This will be used in the follow-up patches to determine whether to use
mfence as this instruction was introduced with the SSE2 feature set.
Change-Id: I8ce37d855cf84a9fb9fe9e18d77b0c19be261407
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/64666
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Elyes Haouas <ehaouas@noos.fr>
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
| src/cpu/intel/model_f2x/Kconfig | diffblobblamehistory | |
| src/cpu/intel/model_f3x/Kconfig | diffblobblamehistory | |
| src/cpu/intel/model_f4x/Kconfig | diffblobblamehistory |