riscv: asm: Add load-reserved and store-conditional