5fa001390e57797dda3d8db137d738b692088284
[openocd.git] / src / flash / nor / em357.c
blob5fa001390e57797dda3d8db137d738b692088284
1 /***************************************************************************
2 * Copyright (C) 2005 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
4 * *
5 * Copyright (C) 2008 by Spencer Oliver *
6 * spen@spen-soft.co.uk *
8 * Copyright (C) 2011 by Erik Botö
9 * erik.boto@pelagicore.com
11 * This program is free software; you can redistribute it and/or modify *
12 * it under the terms of the GNU General Public License as published by *
13 * the Free Software Foundation; either version 2 of the License, or *
14 * (at your option) any later version. *
15 * *
16 * This program is distributed in the hope that it will be useful, *
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
19 * GNU General Public License for more details. *
20 * *
21 * You should have received a copy of the GNU General Public License *
22 * along with this program; if not, write to the *
23 * Free Software Foundation, Inc., *
24 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
25 ***************************************************************************/
27 #ifdef HAVE_CONFIG_H
28 #include "config.h"
29 #endif
31 #include "imp.h"
32 #include <helper/binarybuffer.h>
33 #include <target/algorithm.h>
34 #include <target/armv7m.h>
36 /* em357 register locations */
38 #define EM357_FLASH_ACR 0x40008000
39 #define EM357_FLASH_KEYR 0x40008004
40 #define EM357_FLASH_OPTKEYR 0x40008008
41 #define EM357_FLASH_SR 0x4000800C
42 #define EM357_FLASH_CR 0x40008010
43 #define EM357_FLASH_AR 0x40008014
44 #define EM357_FLASH_OBR 0x4000801C
45 #define EM357_FLASH_WRPR 0x40008020
47 #define EM357_FPEC_CLK 0x4000402c
48 /* option byte location */
50 #define EM357_OB_RDP 0x08040800
51 #define EM357_OB_WRP0 0x08040808
52 #define EM357_OB_WRP1 0x0804080A
53 #define EM357_OB_WRP2 0x0804080C
55 /* FLASH_CR register bits */
57 #define FLASH_PG (1 << 0)
58 #define FLASH_PER (1 << 1)
59 #define FLASH_MER (1 << 2)
60 #define FLASH_OPTPG (1 << 4)
61 #define FLASH_OPTER (1 << 5)
62 #define FLASH_STRT (1 << 6)
63 #define FLASH_LOCK (1 << 7)
64 #define FLASH_OPTWRE (1 << 9)
66 /* FLASH_SR register bits */
68 #define FLASH_BSY (1 << 0)
69 #define FLASH_PGERR (1 << 2)
70 #define FLASH_WRPRTERR (1 << 4)
71 #define FLASH_EOP (1 << 5)
73 /* EM357_FLASH_OBR bit definitions (reading) */
75 #define OPT_ERROR 0
76 #define OPT_READOUT 1
78 /* register unlock keys */
80 #define KEY1 0x45670123
81 #define KEY2 0xCDEF89AB
83 struct em357_options {
84 uint16_t RDP;
85 uint16_t user_options;
86 uint16_t protection[3];
89 struct em357_flash_bank {
90 struct em357_options option_bytes;
91 int ppage_size;
92 int probed;
95 static int em357_mass_erase(struct flash_bank *bank);
97 /* flash bank em357 <base> <size> 0 0 <target#>
99 FLASH_BANK_COMMAND_HANDLER(em357_flash_bank_command)
101 struct em357_flash_bank *em357_info;
103 if (CMD_ARGC < 6)
104 return ERROR_COMMAND_SYNTAX_ERROR;
106 em357_info = malloc(sizeof(struct em357_flash_bank));
107 bank->driver_priv = em357_info;
109 em357_info->probed = 0;
111 return ERROR_OK;
114 static inline int em357_get_flash_status(struct flash_bank *bank, uint32_t *status)
116 struct target *target = bank->target;
117 return target_read_u32(target, EM357_FLASH_SR, status);
120 static int em357_wait_status_busy(struct flash_bank *bank, int timeout)
122 struct target *target = bank->target;
123 uint32_t status;
124 int retval = ERROR_OK;
126 /* wait for busy to clear */
127 for (;; ) {
128 retval = em357_get_flash_status(bank, &status);
129 if (retval != ERROR_OK)
130 return retval;
131 LOG_DEBUG("status: 0x%" PRIx32 "", status);
132 if ((status & FLASH_BSY) == 0)
133 break;
134 if (timeout-- <= 0) {
135 LOG_ERROR("timed out waiting for flash");
136 return ERROR_FAIL;
138 alive_sleep(1);
141 if (status & FLASH_WRPRTERR) {
142 LOG_ERROR("em357 device protected");
143 retval = ERROR_FAIL;
146 if (status & FLASH_PGERR) {
147 LOG_ERROR("em357 device programming failed");
148 retval = ERROR_FAIL;
151 /* Clear but report errors */
152 if (status & (FLASH_WRPRTERR | FLASH_PGERR)) {
153 /* If this operation fails, we ignore it and report the original
154 * retval
156 target_write_u32(target, EM357_FLASH_SR, FLASH_WRPRTERR | FLASH_PGERR);
158 return retval;
161 static int em357_read_options(struct flash_bank *bank)
163 uint32_t optiondata;
164 struct em357_flash_bank *em357_info = NULL;
165 struct target *target = bank->target;
167 em357_info = bank->driver_priv;
169 /* read current option bytes */
170 int retval = target_read_u32(target, EM357_FLASH_OBR, &optiondata);
171 if (retval != ERROR_OK)
172 return retval;
174 em357_info->option_bytes.user_options = (uint16_t)0xFFFC | ((optiondata >> 2) & 0x03);
175 em357_info->option_bytes.RDP = (optiondata & (1 << OPT_READOUT)) ? 0xFFFF : 0x5AA5;
177 if (optiondata & (1 << OPT_READOUT))
178 LOG_INFO("Device Security Bit Set");
180 /* each bit refers to a 4bank protection */
181 retval = target_read_u32(target, EM357_FLASH_WRPR, &optiondata);
182 if (retval != ERROR_OK)
183 return retval;
185 em357_info->option_bytes.protection[0] = (uint16_t)optiondata;
186 em357_info->option_bytes.protection[1] = (uint16_t)(optiondata >> 8);
187 em357_info->option_bytes.protection[2] = (uint16_t)(optiondata >> 16);
189 return ERROR_OK;
192 static int em357_erase_options(struct flash_bank *bank)
194 struct em357_flash_bank *em357_info = NULL;
195 struct target *target = bank->target;
197 em357_info = bank->driver_priv;
199 /* read current options */
200 em357_read_options(bank);
202 /* unlock flash registers */
203 int retval = target_write_u32(target, EM357_FLASH_KEYR, KEY1);
204 if (retval != ERROR_OK)
205 return retval;
207 retval = target_write_u32(target, EM357_FLASH_KEYR, KEY2);
208 if (retval != ERROR_OK)
209 return retval;
211 /* unlock option flash registers */
212 retval = target_write_u32(target, EM357_FLASH_OPTKEYR, KEY1);
213 if (retval != ERROR_OK)
214 return retval;
215 retval = target_write_u32(target, EM357_FLASH_OPTKEYR, KEY2);
216 if (retval != ERROR_OK)
217 return retval;
219 /* erase option bytes */
220 retval = target_write_u32(target, EM357_FLASH_CR, FLASH_OPTER | FLASH_OPTWRE);
221 if (retval != ERROR_OK)
222 return retval;
223 retval = target_write_u32(target, EM357_FLASH_CR, FLASH_OPTER | FLASH_STRT | FLASH_OPTWRE);
224 if (retval != ERROR_OK)
225 return retval;
227 retval = em357_wait_status_busy(bank, 10);
228 if (retval != ERROR_OK)
229 return retval;
231 /* clear readout protection and complementary option bytes
232 * this will also force a device unlock if set */
233 em357_info->option_bytes.RDP = 0x5AA5;
235 return ERROR_OK;
238 static int em357_write_options(struct flash_bank *bank)
240 struct em357_flash_bank *em357_info = NULL;
241 struct target *target = bank->target;
243 em357_info = bank->driver_priv;
245 /* unlock flash registers */
246 int retval = target_write_u32(target, EM357_FLASH_KEYR, KEY1);
247 if (retval != ERROR_OK)
248 return retval;
249 retval = target_write_u32(target, EM357_FLASH_KEYR, KEY2);
250 if (retval != ERROR_OK)
251 return retval;
253 /* unlock option flash registers */
254 retval = target_write_u32(target, EM357_FLASH_OPTKEYR, KEY1);
255 if (retval != ERROR_OK)
256 return retval;
257 retval = target_write_u32(target, EM357_FLASH_OPTKEYR, KEY2);
258 if (retval != ERROR_OK)
259 return retval;
261 /* program option bytes */
262 retval = target_write_u32(target, EM357_FLASH_CR, FLASH_OPTPG | FLASH_OPTWRE);
263 if (retval != ERROR_OK)
264 return retval;
266 retval = em357_wait_status_busy(bank, 10);
267 if (retval != ERROR_OK)
268 return retval;
270 /* write protection byte 1 */
271 retval = target_write_u16(target, EM357_OB_WRP0, em357_info->option_bytes.protection[0]);
272 if (retval != ERROR_OK)
273 return retval;
275 retval = em357_wait_status_busy(bank, 10);
276 if (retval != ERROR_OK)
277 return retval;
279 /* write protection byte 2 */
280 retval = target_write_u16(target, EM357_OB_WRP1, em357_info->option_bytes.protection[1]);
281 if (retval != ERROR_OK)
282 return retval;
284 retval = em357_wait_status_busy(bank, 10);
285 if (retval != ERROR_OK)
286 return retval;
288 /* write protection byte 3 */
289 retval = target_write_u16(target, EM357_OB_WRP2, em357_info->option_bytes.protection[2]);
290 if (retval != ERROR_OK)
291 return retval;
293 retval = em357_wait_status_busy(bank, 10);
294 if (retval != ERROR_OK)
295 return retval;
297 /* write readout protection bit */
298 retval = target_write_u16(target, EM357_OB_RDP, em357_info->option_bytes.RDP);
299 if (retval != ERROR_OK)
300 return retval;
302 retval = em357_wait_status_busy(bank, 10);
303 if (retval != ERROR_OK)
304 return retval;
306 retval = target_write_u32(target, EM357_FLASH_CR, FLASH_LOCK);
307 if (retval != ERROR_OK)
308 return retval;
310 return ERROR_OK;
313 static int em357_protect_check(struct flash_bank *bank)
315 struct target *target = bank->target;
316 struct em357_flash_bank *em357_info = bank->driver_priv;
318 uint32_t protection;
319 int i, s;
320 int num_bits;
321 int set;
323 if (target->state != TARGET_HALTED) {
324 LOG_ERROR("Target not halted");
325 return ERROR_TARGET_NOT_HALTED;
328 /* each bit refers to a 4bank protection (bit 0-23) */
329 int retval = target_read_u32(target, EM357_FLASH_WRPR, &protection);
330 if (retval != ERROR_OK)
331 return retval;
333 /* each protection bit is for 4 * 2K pages */
334 num_bits = (bank->num_sectors / em357_info->ppage_size);
336 for (i = 0; i < num_bits; i++) {
337 set = 1;
338 if (protection & (1 << i))
339 set = 0;
341 for (s = 0; s < em357_info->ppage_size; s++)
342 bank->sectors[(i * em357_info->ppage_size) + s].is_protected = set;
345 return ERROR_OK;
348 static int em357_erase(struct flash_bank *bank, int first, int last)
350 struct target *target = bank->target;
351 int i;
353 if (bank->target->state != TARGET_HALTED) {
354 LOG_ERROR("Target not halted");
355 return ERROR_TARGET_NOT_HALTED;
358 if ((first == 0) && (last == (bank->num_sectors - 1)))
359 return em357_mass_erase(bank);
361 /* unlock flash registers */
362 int retval = target_write_u32(target, EM357_FLASH_KEYR, KEY1);
363 if (retval != ERROR_OK)
364 return retval;
365 retval = target_write_u32(target, EM357_FLASH_KEYR, KEY2);
366 if (retval != ERROR_OK)
367 return retval;
369 for (i = first; i <= last; i++) {
370 retval = target_write_u32(target, EM357_FLASH_CR, FLASH_PER);
371 if (retval != ERROR_OK)
372 return retval;
373 retval = target_write_u32(target, EM357_FLASH_AR,
374 bank->base + bank->sectors[i].offset);
375 if (retval != ERROR_OK)
376 return retval;
377 retval = target_write_u32(target, EM357_FLASH_CR, FLASH_PER | FLASH_STRT);
378 if (retval != ERROR_OK)
379 return retval;
381 retval = em357_wait_status_busy(bank, 100);
382 if (retval != ERROR_OK)
383 return retval;
385 bank->sectors[i].is_erased = 1;
388 retval = target_write_u32(target, EM357_FLASH_CR, FLASH_LOCK);
389 if (retval != ERROR_OK)
390 return retval;
392 return ERROR_OK;
395 static int em357_protect(struct flash_bank *bank, int set, int first, int last)
397 struct em357_flash_bank *em357_info = NULL;
398 struct target *target = bank->target;
399 uint16_t prot_reg[4] = {0xFFFF, 0xFFFF, 0xFFFF, 0xFFFF};
400 int i, reg, bit;
401 int status;
402 uint32_t protection;
404 em357_info = bank->driver_priv;
406 if (target->state != TARGET_HALTED) {
407 LOG_ERROR("Target not halted");
408 return ERROR_TARGET_NOT_HALTED;
411 if ((first % em357_info->ppage_size) != 0) {
412 LOG_WARNING("aligned start protect sector to a %d sector boundary",
413 em357_info->ppage_size);
414 first = first - (first % em357_info->ppage_size);
416 if (((last + 1) % em357_info->ppage_size) != 0) {
417 LOG_WARNING("aligned end protect sector to a %d sector boundary",
418 em357_info->ppage_size);
419 last++;
420 last = last - (last % em357_info->ppage_size);
421 last--;
424 /* each bit refers to a 4bank protection */
425 int retval = target_read_u32(target, EM357_FLASH_WRPR, &protection);
426 if (retval != ERROR_OK)
427 return retval;
429 prot_reg[0] = (uint16_t)protection;
430 prot_reg[1] = (uint16_t)(protection >> 8);
431 prot_reg[2] = (uint16_t)(protection >> 16);
433 for (i = first; i <= last; i++) {
434 reg = (i / em357_info->ppage_size) / 8;
435 bit = (i / em357_info->ppage_size) - (reg * 8);
437 LOG_WARNING("reg, bit: %d, %d", reg, bit);
438 if (set)
439 prot_reg[reg] &= ~(1 << bit);
440 else
441 prot_reg[reg] |= (1 << bit);
444 status = em357_erase_options(bank);
445 if (retval != ERROR_OK)
446 return status;
448 em357_info->option_bytes.protection[0] = prot_reg[0];
449 em357_info->option_bytes.protection[1] = prot_reg[1];
450 em357_info->option_bytes.protection[2] = prot_reg[2];
452 return em357_write_options(bank);
455 static int em357_write_block(struct flash_bank *bank, uint8_t *buffer,
456 uint32_t offset, uint32_t count)
458 struct target *target = bank->target;
459 uint32_t buffer_size = 16384;
460 struct working_area *write_algorithm;
461 struct working_area *source;
462 uint32_t address = bank->base + offset;
463 struct reg_param reg_params[4];
464 struct armv7m_algorithm armv7m_info;
465 int retval = ERROR_OK;
467 /* see contib/loaders/flash/stm32x.s for src, the same is used here except for
468 * a modified *_FLASH_BASE */
470 static const uint8_t em357_flash_write_code[] = {
471 /* #define EM357_FLASH_CR_OFFSET 0x10
472 * #define EM357_FLASH_SR_OFFSET 0x0C
473 * write: */
474 0x08, 0x4c, /* ldr r4, EM357_FLASH_BASE */
475 0x1c, 0x44, /* add r4, r3 */
476 /* write_half_word: */
477 0x01, 0x23, /* movs r3, #0x01 */
478 0x23, 0x61, /* str r3, [r4,
479 *#EM357_FLASH_CR_OFFSET] */
480 0x30, 0xf8, 0x02, 0x3b, /* ldrh r3, [r0], #0x02 */
481 0x21, 0xf8, 0x02, 0x3b, /* strh r3, [r1], #0x02 */
482 /* busy: */
483 0xe3, 0x68, /* ldr r3, [r4,
484 *#EM357_FLASH_SR_OFFSET] */
485 0x13, 0xf0, 0x01, 0x0f, /* tst r3, #0x01 */
486 0xfb, 0xd0, /* beq busy */
487 0x13, 0xf0, 0x14, 0x0f, /* tst r3, #0x14 */
488 0x01, 0xd1, /* bne exit */
489 0x01, 0x3a, /* subs r2, r2, #0x01 */
490 0xf0, 0xd1, /* bne write_half_word */
491 /* exit: */
492 0x00, 0xbe, /* bkpt #0x00 */
493 0x00, 0x80, 0x00, 0x40, /* EM357_FLASH_BASE: .word 0x40008000 */
496 /* flash write code */
497 if (target_alloc_working_area(target, sizeof(em357_flash_write_code),
498 &write_algorithm) != ERROR_OK) {
499 LOG_WARNING("no working area available, can't do block memory writes");
500 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
504 retval = target_write_buffer(target, write_algorithm->address,
505 sizeof(em357_flash_write_code), (uint8_t *)em357_flash_write_code);
506 if (retval != ERROR_OK)
507 return retval;
509 /* memory buffer */
510 while (target_alloc_working_area_try(target, buffer_size, &source) != ERROR_OK) {
511 buffer_size /= 2;
512 if (buffer_size <= 256) {
513 /* we already allocated the writing code, but failed to get a
514 * buffer, free the algorithm */
515 target_free_working_area(target, write_algorithm);
517 LOG_WARNING(
518 "no large enough working area available, can't do block memory writes");
519 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
524 armv7m_info.common_magic = ARMV7M_COMMON_MAGIC;
525 armv7m_info.core_mode = ARMV7M_MODE_ANY;
527 init_reg_param(&reg_params[0], "r0", 32, PARAM_OUT);
528 init_reg_param(&reg_params[1], "r1", 32, PARAM_OUT);
529 init_reg_param(&reg_params[2], "r2", 32, PARAM_OUT);
530 init_reg_param(&reg_params[3], "r3", 32, PARAM_IN_OUT);
532 while (count > 0) {
533 uint32_t thisrun_count = (count > (buffer_size / 2)) ?
534 (buffer_size / 2) : count;
536 retval = target_write_buffer(target, source->address, thisrun_count * 2, buffer);
537 if (retval != ERROR_OK)
538 break;
540 buf_set_u32(reg_params[0].value, 0, 32, source->address);
541 buf_set_u32(reg_params[1].value, 0, 32, address);
542 buf_set_u32(reg_params[2].value, 0, 32, thisrun_count);
543 buf_set_u32(reg_params[3].value, 0, 32, 0);
545 retval = target_run_algorithm(target, 0, NULL, 4, reg_params,
546 write_algorithm->address, 0, 10000, &armv7m_info);
547 if (retval != ERROR_OK) {
548 LOG_ERROR("error executing em357 flash write algorithm");
549 break;
552 if (buf_get_u32(reg_params[3].value, 0, 32) & FLASH_PGERR) {
553 LOG_ERROR("flash memory not erased before writing");
554 /* Clear but report errors */
555 target_write_u32(target, EM357_FLASH_SR, FLASH_PGERR);
556 retval = ERROR_FAIL;
557 break;
560 if (buf_get_u32(reg_params[3].value, 0, 32) & FLASH_WRPRTERR) {
561 LOG_ERROR("flash memory write protected");
562 /* Clear but report errors */
563 target_write_u32(target, EM357_FLASH_SR, FLASH_WRPRTERR);
564 retval = ERROR_FAIL;
565 break;
568 buffer += thisrun_count * 2;
569 address += thisrun_count * 2;
570 count -= thisrun_count;
573 target_free_working_area(target, source);
574 target_free_working_area(target, write_algorithm);
576 destroy_reg_param(&reg_params[0]);
577 destroy_reg_param(&reg_params[1]);
578 destroy_reg_param(&reg_params[2]);
579 destroy_reg_param(&reg_params[3]);
581 return retval;
584 static int em357_write(struct flash_bank *bank, uint8_t *buffer,
585 uint32_t offset, uint32_t count)
587 struct target *target = bank->target;
588 uint32_t words_remaining = (count / 2);
589 uint32_t bytes_remaining = (count & 0x00000001);
590 uint32_t address = bank->base + offset;
591 uint32_t bytes_written = 0;
592 int retval;
594 if (bank->target->state != TARGET_HALTED) {
595 LOG_ERROR("Target not halted");
596 return ERROR_TARGET_NOT_HALTED;
599 if (offset & 0x1) {
600 LOG_WARNING("offset 0x%" PRIx32 " breaks required 2-byte alignment", offset);
601 return ERROR_FLASH_DST_BREAKS_ALIGNMENT;
604 /* unlock flash registers */
605 retval = target_write_u32(target, EM357_FLASH_KEYR, KEY1);
606 if (retval != ERROR_OK)
607 return retval;
608 retval = target_write_u32(target, EM357_FLASH_KEYR, KEY2);
609 if (retval != ERROR_OK)
610 return retval;
612 /* multiple half words (2-byte) to be programmed? */
613 if (words_remaining > 0) {
614 /* try using a block write */
615 retval = em357_write_block(bank, buffer, offset, words_remaining);
616 if (retval != ERROR_OK) {
617 if (retval == ERROR_TARGET_RESOURCE_NOT_AVAILABLE) {
618 /* if block write failed (no sufficient working area),
619 * we use normal (slow) single dword accesses */
620 LOG_WARNING(
621 "couldn't use block writes, falling back to single memory accesses");
623 } else {
624 buffer += words_remaining * 2;
625 address += words_remaining * 2;
626 words_remaining = 0;
630 if ((retval != ERROR_OK) && (retval != ERROR_TARGET_RESOURCE_NOT_AVAILABLE))
631 return retval;
633 while (words_remaining > 0) {
634 uint16_t value;
635 memcpy(&value, buffer + bytes_written, sizeof(uint16_t));
637 retval = target_write_u32(target, EM357_FLASH_CR, FLASH_PG);
638 if (retval != ERROR_OK)
639 return retval;
640 retval = target_write_u16(target, address, value);
641 if (retval != ERROR_OK)
642 return retval;
644 retval = em357_wait_status_busy(bank, 5);
645 if (retval != ERROR_OK)
646 return retval;
648 bytes_written += 2;
649 words_remaining--;
650 address += 2;
653 if (bytes_remaining) {
654 uint16_t value = 0xffff;
655 memcpy(&value, buffer + bytes_written, bytes_remaining);
657 retval = target_write_u32(target, EM357_FLASH_CR, FLASH_PG);
658 if (retval != ERROR_OK)
659 return retval;
660 retval = target_write_u16(target, address, value);
661 if (retval != ERROR_OK)
662 return retval;
664 retval = em357_wait_status_busy(bank, 5);
665 if (retval != ERROR_OK)
666 return retval;
669 return target_write_u32(target, EM357_FLASH_CR, FLASH_LOCK);
672 static int em357_probe(struct flash_bank *bank)
674 struct target *target = bank->target;
675 struct em357_flash_bank *em357_info = bank->driver_priv;
676 int i;
677 uint16_t num_pages;
678 int page_size;
679 uint32_t base_address = 0x08000000;
681 em357_info->probed = 0;
683 /* Enable FPEC CLK */
684 int retval = target_write_u32(target, EM357_FPEC_CLK, 0x00000001);
685 if (retval != ERROR_OK)
686 return retval;
688 page_size = 2048;
689 em357_info->ppage_size = 4;
690 num_pages = 96;
692 LOG_INFO("flash size = %dkbytes", num_pages*page_size/1024);
694 if (bank->sectors) {
695 free(bank->sectors);
696 bank->sectors = NULL;
699 bank->base = base_address;
700 bank->size = (num_pages * page_size);
701 bank->num_sectors = num_pages;
702 bank->sectors = malloc(sizeof(struct flash_sector) * num_pages);
704 for (i = 0; i < num_pages; i++) {
705 bank->sectors[i].offset = i * page_size;
706 bank->sectors[i].size = page_size;
707 bank->sectors[i].is_erased = -1;
708 bank->sectors[i].is_protected = 1;
711 em357_info->probed = 1;
713 return ERROR_OK;
716 static int em357_auto_probe(struct flash_bank *bank)
718 struct em357_flash_bank *em357_info = bank->driver_priv;
719 if (em357_info->probed)
720 return ERROR_OK;
721 return em357_probe(bank);
725 static int get_em357_info(struct flash_bank *bank, char *buf, int buf_size)
727 snprintf(buf, buf_size, "em357\n");
728 return ERROR_OK;
731 COMMAND_HANDLER(em357_handle_lock_command)
733 struct target *target = NULL;
734 struct em357_flash_bank *em357_info = NULL;
736 if (CMD_ARGC < 1)
737 return ERROR_COMMAND_SYNTAX_ERROR;
739 struct flash_bank *bank;
740 int retval = CALL_COMMAND_HANDLER(flash_command_get_bank, 0, &bank);
741 if (ERROR_OK != retval)
742 return retval;
744 em357_info = bank->driver_priv;
746 target = bank->target;
748 if (target->state != TARGET_HALTED) {
749 LOG_ERROR("Target not halted");
750 return ERROR_TARGET_NOT_HALTED;
753 if (em357_erase_options(bank) != ERROR_OK) {
754 command_print(CMD_CTX, "em357 failed to erase options");
755 return ERROR_OK;
758 /* set readout protection */
759 em357_info->option_bytes.RDP = 0;
761 if (em357_write_options(bank) != ERROR_OK) {
762 command_print(CMD_CTX, "em357 failed to lock device");
763 return ERROR_OK;
766 command_print(CMD_CTX, "em357 locked");
768 return ERROR_OK;
771 COMMAND_HANDLER(em357_handle_unlock_command)
773 struct target *target = NULL;
775 if (CMD_ARGC < 1)
776 return ERROR_COMMAND_SYNTAX_ERROR;
778 struct flash_bank *bank;
779 int retval = CALL_COMMAND_HANDLER(flash_command_get_bank, 0, &bank);
780 if (ERROR_OK != retval)
781 return retval;
783 target = bank->target;
785 if (target->state != TARGET_HALTED) {
786 LOG_ERROR("Target not halted");
787 return ERROR_TARGET_NOT_HALTED;
790 if (em357_erase_options(bank) != ERROR_OK) {
791 command_print(CMD_CTX, "em357 failed to unlock device");
792 return ERROR_OK;
795 if (em357_write_options(bank) != ERROR_OK) {
796 command_print(CMD_CTX, "em357 failed to lock device");
797 return ERROR_OK;
800 command_print(CMD_CTX, "em357 unlocked.\n"
801 "INFO: a reset or power cycle is required "
802 "for the new settings to take effect.");
804 return ERROR_OK;
807 static int em357_mass_erase(struct flash_bank *bank)
809 struct target *target = bank->target;
811 if (target->state != TARGET_HALTED) {
812 LOG_ERROR("Target not halted");
813 return ERROR_TARGET_NOT_HALTED;
816 /* unlock option flash registers */
817 int retval = target_write_u32(target, EM357_FLASH_KEYR, KEY1);
818 if (retval != ERROR_OK)
819 return retval;
820 retval = target_write_u32(target, EM357_FLASH_KEYR, KEY2);
821 if (retval != ERROR_OK)
822 return retval;
824 /* mass erase flash memory */
825 retval = target_write_u32(target, EM357_FLASH_CR, FLASH_MER);
826 if (retval != ERROR_OK)
827 return retval;
828 retval = target_write_u32(target, EM357_FLASH_CR, FLASH_MER | FLASH_STRT);
829 if (retval != ERROR_OK)
830 return retval;
832 retval = em357_wait_status_busy(bank, 100);
833 if (retval != ERROR_OK)
834 return retval;
836 retval = target_write_u32(target, EM357_FLASH_CR, FLASH_LOCK);
837 if (retval != ERROR_OK)
838 return retval;
840 return ERROR_OK;
843 COMMAND_HANDLER(em357_handle_mass_erase_command)
845 int i;
847 if (CMD_ARGC < 1)
848 return ERROR_COMMAND_SYNTAX_ERROR;
850 struct flash_bank *bank;
851 int retval = CALL_COMMAND_HANDLER(flash_command_get_bank, 0, &bank);
852 if (ERROR_OK != retval)
853 return retval;
855 retval = em357_mass_erase(bank);
856 if (retval == ERROR_OK) {
857 /* set all sectors as erased */
858 for (i = 0; i < bank->num_sectors; i++)
859 bank->sectors[i].is_erased = 1;
861 command_print(CMD_CTX, "em357 mass erase complete");
862 } else
863 command_print(CMD_CTX, "em357 mass erase failed");
865 return retval;
868 static const struct command_registration em357_exec_command_handlers[] = {
870 .name = "lock",
871 .usage = "<bank>",
872 .handler = em357_handle_lock_command,
873 .mode = COMMAND_EXEC,
874 .help = "Lock entire flash device.",
877 .name = "unlock",
878 .usage = "<bank>",
879 .handler = em357_handle_unlock_command,
880 .mode = COMMAND_EXEC,
881 .help = "Unlock entire protected flash device.",
884 .name = "mass_erase",
885 .usage = "<bank>",
886 .handler = em357_handle_mass_erase_command,
887 .mode = COMMAND_EXEC,
888 .help = "Erase entire flash device.",
890 COMMAND_REGISTRATION_DONE
893 static const struct command_registration em357_command_handlers[] = {
895 .name = "em357",
896 .mode = COMMAND_ANY,
897 .help = "em357 flash command group",
898 .usage = "",
899 .chain = em357_exec_command_handlers,
901 COMMAND_REGISTRATION_DONE
904 struct flash_driver em357_flash = {
905 .name = "em357",
906 .commands = em357_command_handlers,
907 .flash_bank_command = em357_flash_bank_command,
908 .erase = em357_erase,
909 .protect = em357_protect,
910 .write = em357_write,
911 .read = default_flash_read,
912 .probe = em357_probe,
913 .auto_probe = em357_auto_probe,
914 .erase_check = default_flash_blank_check,
915 .protect_check = em357_protect_check,
916 .info = get_em357_info,