firmware/target/arm/as3525/sd-as3525.c

   1 /***************************************************************************
   2  *             __________               __   ___.
   3  *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
   4  *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
   5  *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
   6  *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
   7  *                     \/            \/     \/    \/            \/
   8  * $Id$
   9  *
  10  * Copyright (C) 2006 Daniel Ankers
  11  * Copyright © 2008-2009 Rafaël Carré
  12  *
  13  * This program is free software; you can redistribute it and/or
  14  * modify it under the terms of the GNU General Public License
  15  * as published by the Free Software Foundation; either version 2
  16  * of the License, or (at your option) any later version.
  17  *
  18  * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
  19  * KIND, either express or implied.
  20  *
  21  ****************************************************************************/
  22
  23 /* Driver for the ARM PL180 SD/MMC controller inside AS3525 SoC */
  24
  25 #include "config.h" /* for HAVE_MULTIDRIVE & AMS_OF_SIZE */
  26 #include "fat.h"
  27 #include "thread.h"
  28 #include "led.h"
  29 #include "sdmmc.h"
  30 #include "system.h"
  31 #include "cpu.h"
  32 #include <stdio.h>
  33 #include <stdlib.h>
  34 #include <string.h>
  35 #include "as3525.h"
  36 #include "pl180.h"  /* SD controller */
  37 #include "pl081.h"  /* DMA controller */
  38 #include "dma-target.h" /* DMA request lines */
  39 #include "clock-target.h"
  40 #include "panic.h"
  41 #ifdef HAVE_BUTTON_LIGHT
  42 #include "backlight-target.h"
  43 #endif
  44 #include "stdbool.h"
  45 #include "ata_idle_notify.h"
  46 #include "sd.h"
  47 #include "usb.h"
  48
  49 #ifdef HAVE_HOTSWAP
  50 #include "disk.h"
  51 #endif
  52
  53 /* command flags */
  54 #define MCI_NO_FLAGS    (0<<0)
  55 #define MCI_RESP        (1<<0)
  56 #define MCI_LONG_RESP   (1<<1)
  57 #define MCI_ARG         (1<<2)
  58
  59 /* ARM PL180 registers */
  60 #define MCI_POWER(i)       (*(volatile unsigned char *) (pl180_base[i]+0x00))
  61 #define MCI_CLOCK(i)       (*(volatile unsigned long *) (pl180_base[i]+0x04))
  62 #define MCI_ARGUMENT(i)    (*(volatile unsigned long *) (pl180_base[i]+0x08))
  63 #define MCI_COMMAND(i)     (*(volatile unsigned long *) (pl180_base[i]+0x0C))
  64 #define MCI_RESPCMD(i)     (*(volatile unsigned long *) (pl180_base[i]+0x10))
  65 #define MCI_RESP0(i)       (*(volatile unsigned long *) (pl180_base[i]+0x14))
  66 #define MCI_RESP1(i)       (*(volatile unsigned long *) (pl180_base[i]+0x18))
  67 #define MCI_RESP2(i)       (*(volatile unsigned long *) (pl180_base[i]+0x1C))
  68 #define MCI_RESP3(i)       (*(volatile unsigned long *) (pl180_base[i]+0x20))
  69 #define MCI_DATA_TIMER(i)  (*(volatile unsigned long *) (pl180_base[i]+0x24))
  70 #define MCI_DATA_LENGTH(i) (*(volatile unsigned short*) (pl180_base[i]+0x28))
  71 #define MCI_DATA_CTRL(i)   (*(volatile unsigned char *) (pl180_base[i]+0x2C))
  72 #define MCI_DATA_CNT(i)    (*(volatile unsigned short*) (pl180_base[i]+0x30))
  73 #define MCI_STATUS(i)      (*(volatile unsigned long *) (pl180_base[i]+0x34))
  74 #define MCI_CLEAR(i)       (*(volatile unsigned long *) (pl180_base[i]+0x38))
  75 #define MCI_MASK0(i)       (*(volatile unsigned long *) (pl180_base[i]+0x3C))
  76 #define MCI_MASK1(i)       (*(volatile unsigned long *) (pl180_base[i]+0x40))
  77 #define MCI_SELECT(i)      (*(volatile unsigned long *) (pl180_base[i]+0x44))
  78 #define MCI_FIFO_CNT(i)    (*(volatile unsigned long *) (pl180_base[i]+0x48))
  79
  80 #define MCI_DATA_ERROR    \
  81     ( MCI_DATA_CRC_FAIL   \
  82     | MCI_DATA_TIMEOUT    \
  83     | MCI_TX_UNDERRUN     \
  84     | MCI_RX_OVERRUN      \
  85     | MCI_START_BIT_ERR)
  86
  87 #define MCI_RESPONSE_ERROR    \
  88     ( MCI_CMD_TIMEOUT         \
  89     | MCI_CMD_CRC_FAIL)
  90
  91 #define MCI_FIFO(i)        ((unsigned long *) (pl180_base[i]+0x80))
  92 /* volumes */
  93 #define     INTERNAL_AS3525 0   /* embedded SD card */
  94 #define     SD_SLOT_AS3525   1   /* SD slot if present */
  95
  96 static const int pl180_base[NUM_DRIVES] = {
  97             NAND_FLASH_BASE
  98 #ifdef HAVE_MULTIDRIVE
  99             , SD_MCI_BASE
 100 #endif
 101 };
 102
 103 static int sd_wait_for_tran_state(const int drive);
 104 static int sd_select_bank(signed char bank);
 105 static int sd_init_card(const int drive);
 106 static void init_pl180_controller(const int drive);
 107
 108 #define BLOCKS_PER_BANK 0x7a7800u
 109
 110 static tCardInfo card_info[NUM_DRIVES];
 111
 112 /* maximum timeouts recommanded in the SD Specification v2.00 */
 113 #define SD_MAX_READ_TIMEOUT     ((AS3525_PCLK_FREQ) / 1000 * 100) /* 100 ms */
 114 #define SD_MAX_WRITE_TIMEOUT    ((AS3525_PCLK_FREQ) / 1000 * 250) /* 250 ms */
 115
 116 /* for compatibility */
 117 static long last_disk_activity = -1;
 118
 119 #define MIN_YIELD_PERIOD 5  /* ticks */
 120 static long next_yield = 0;
 121
 122 static long sd_stack [(DEFAULT_STACK_SIZE*2 + 0x200)/sizeof(long)];
 123 static const char         sd_thread_name[] = "ata/sd";
 124 static struct mutex       sd_mtx;
 125 static struct event_queue sd_queue;
 126 bool sd_enabled = false;
 127
 128 #if defined(HAVE_MULTIDRIVE)
 129 static bool hs_card = false;
 130 #define EXT_SD_BITS (1<<2)
 131 #endif
 132
 133 static struct wakeup transfer_completion_signal;
 134 static volatile unsigned int transfer_error[NUM_VOLUMES];
 135 #define PL180_MAX_TRANSFER_ERRORS 10
 136
 137 #define UNALIGNED_NUM_SECTORS 10
 138 static unsigned char aligned_buffer[UNALIGNED_NUM_SECTORS* SD_BLOCK_SIZE] __attribute__((aligned(32)));   /* align on cache line size */
 139 static unsigned char *uncached_buffer = AS3525_UNCACHED_ADDR(&aligned_buffer[0]);
 140
 141
 142 static inline void mci_delay(void) { udelay(1000) ; }
 143
 144
 145 static inline bool card_detect_target(void)
 146 {
 147 #if defined(HAVE_MULTIDRIVE)
 148     return !(GPIOA_PIN(2));
 149 #else
 150     return false;
 151 #endif
 152 }
 153
 154
 155 #ifdef HAVE_HOTSWAP
 156 static int sd1_oneshot_callback(struct timeout *tmo)
 157 {
 158     (void)tmo;
 159
 160     /* This is called only if the state was stable for 300ms - check state
 161      * and post appropriate event. */
 162     if (card_detect_target())
 163     {
 164         queue_broadcast(SYS_HOTSWAP_INSERTED, 0);
 165     }
 166     else
 167         queue_broadcast(SYS_HOTSWAP_EXTRACTED, 0);
 168
 169     return 0;
 170 }
 171
 172 void sd_gpioa_isr(void)
 173 {
 174     static struct timeout sd1_oneshot;
 175     if (GPIOA_MIS & EXT_SD_BITS)
 176         timeout_register(&sd1_oneshot, sd1_oneshot_callback, (3*HZ/10), 0);
 177     /* acknowledge interrupt */
 178     GPIOA_IC = EXT_SD_BITS;
 179 }
 180 #endif  /* HAVE_HOTSWAP */
 181
 182 void INT_NAND(void)
 183 {
 184     const int status = MCI_STATUS(INTERNAL_AS3525);
 185
 186     transfer_error[INTERNAL_AS3525] = status & MCI_DATA_ERROR;
 187
 188     wakeup_signal(&transfer_completion_signal);
 189     MCI_CLEAR(INTERNAL_AS3525) = status;
 190 }
 191
 192 #ifdef HAVE_MULTIDRIVE
 193 void INT_MCI0(void)
 194 {
 195     const int status = MCI_STATUS(SD_SLOT_AS3525);
 196
 197     transfer_error[SD_SLOT_AS3525] = status & MCI_DATA_ERROR;
 198
 199     wakeup_signal(&transfer_completion_signal);
 200     MCI_CLEAR(SD_SLOT_AS3525) = status;
 201 }
 202 #endif
 203
 204 static bool send_cmd(const int drive, const int cmd, const int arg,
 205                      const int flags, long *response)
 206 {
 207     int status;
 208
 209     unsigned cmd_retries = 6;
 210     while(cmd_retries--)
 211     {
 212         /* Clear old status flags */
 213         MCI_CLEAR(drive) = 0x7ff;
 214
 215         /* Load command argument or clear if none */
 216         MCI_ARGUMENT(drive) = (flags & MCI_ARG) ? arg : 0;
 217
 218         /* Construct MCI_COMMAND & enable CPSM */
 219         MCI_COMMAND(drive) =
 220            /*b0:5*/  cmd
 221            /* b6 */| ((flags & (MCI_RESP|MCI_LONG_RESP)) ? MCI_COMMAND_RESPONSE : 0)
 222            /* b7 */| ((flags & MCI_LONG_RESP) ? MCI_COMMAND_LONG_RESPONSE : 0)
 223            /* b8   | MCI_COMMAND_INTERRUPT */
 224            /* b9   | MCI_COMMAND_PENDING */  /*Only used with stream data transfer*/
 225            /* b10*/| MCI_COMMAND_ENABLE;     /* Enables CPSM */
 226
 227         /* Wait while cmd completes then disable CPSM */
 228         while(MCI_STATUS(drive) & MCI_CMD_ACTIVE);
 229         MCI_COMMAND(drive) = 0;
 230
 231         status = MCI_STATUS(drive);
 232
 233         /*  Handle command responses */
 234         if(flags & MCI_RESP)                /* CMD expects response */
 235         {
 236             response[0] = MCI_RESP0(drive); /* Always prepare short response */
 237
 238             if(status & MCI_RESPONSE_ERROR) /* timeout or crc failure */
 239                 continue;
 240
 241             if(status & MCI_CMD_RESP_END)   /* Response passed CRC check */
 242             {
 243                 if(flags & MCI_LONG_RESP)
 244                 {   /* response[0] has already been read */
 245                     response[1] = MCI_RESP1(drive);
 246                     response[2] = MCI_RESP2(drive);
 247                     response[3] = MCI_RESP3(drive);
 248                 }
 249                 return true;
 250             }
 251         }
 252         else if(status & MCI_CMD_SENT)  /* CMD sent, no response required */
 253             return true;
 254     }
 255
 256     return false;
 257 }
 258
 259 #define MCI_FULLSPEED     (MCI_CLOCK_ENABLE | MCI_CLOCK_BYPASS)     /* MCLK   */
 260 #define MCI_HALFSPEED     (MCI_CLOCK_ENABLE)                        /* MCLK/2 */
 261 #define MCI_QUARTERSPEED  (MCI_CLOCK_ENABLE | 1)                    /* MCLK/4 */
 262 #define MCI_IDENTSPEED    (MCI_CLOCK_ENABLE | AS3525_SD_IDENT_DIV)  /* IDENT  */
 263
 264 static int sd_init_card(const int drive)
 265 {
 266     unsigned long response;
 267     long init_timeout;
 268     bool sd_v2 = false;
 269
 270     /* MCLCK on and set to 400kHz ident frequency  */
 271     MCI_CLOCK(drive) = MCI_IDENTSPEED;
 272
 273     /* 100 - 400kHz clock required for Identification Mode  */
 274     /*  Start of Card Identification Mode ************************************/
 275
 276     /* CMD0 Go Idle  */
 277     if(!send_cmd(drive, SD_GO_IDLE_STATE, 0, MCI_NO_FLAGS, NULL))
 278         return -1;
 279     mci_delay();
 280
 281     /* CMD8 Check for v2 sd card.  Must be sent before using ACMD41
 282       Non v2 cards will not respond to this command*/
 283     if(send_cmd(drive, SD_SEND_IF_COND, 0x1AA, MCI_RESP|MCI_ARG, &response))
 284         if((response & 0xFFF) == 0x1AA)
 285             sd_v2 = true;
 286
 287     /* timeout for initialization is 1sec, from SD Specification 2.00 */
 288     init_timeout = current_tick + HZ;
 289
 290     do {
 291         /* this timeout is the only valid error for this loop*/
 292         if(TIME_AFTER(current_tick, init_timeout))
 293             return -2;
 294
 295         /* app_cmd */
 296         send_cmd(drive, SD_APP_CMD, 0, MCI_RESP|MCI_ARG, &response);
 297
 298         /* ACMD41 For v2 cards set HCS bit[30] & send host voltage range to all */
 299         send_cmd(drive, SD_APP_OP_COND, (0x00FF8000 | (sd_v2 ? 1<<30 : 0)),
 300                         MCI_RESP|MCI_ARG, &card_info[drive].ocr);
 301
 302     } while(!(card_info[drive].ocr & (1<<31)));
 303
 304     /* CMD2 send CID */
 305     if(!send_cmd(drive, SD_ALL_SEND_CID, 0, MCI_RESP|MCI_LONG_RESP|MCI_ARG,
 306                             card_info[drive].cid))
 307         return -3;
 308
 309     /* CMD3 send RCA */
 310     if(!send_cmd(drive, SD_SEND_RELATIVE_ADDR, 0, MCI_RESP|MCI_ARG,
 311                 &card_info[drive].rca))
 312         return -4;
 313
 314     /*  End of Card Identification Mode   ************************************/
 315
 316 #ifdef HAVE_MULTIDRIVE        /*  The internal SDs are v1 */
 317
 318     /* Try to switch V2 cards to HS timings, non HS seem to ignore this */
 319     if(sd_v2)
 320     {
 321         /*  CMD7 w/rca: Select card to put it in TRAN state */
 322         if(!send_cmd(drive, SD_SELECT_CARD, card_info[drive].rca, MCI_RESP|MCI_ARG, &response))
 323             return -5;
 324
 325         if(sd_wait_for_tran_state(drive))
 326             return -6;
 327         /* CMD6 */
 328         if(!send_cmd(drive, SD_SWITCH_FUNC, 0x80fffff1, MCI_ARG, NULL))
 329             return -7;
 330         mci_delay();
 331
 332         /*  go back to STBY state so we can read csd */
 333         /*  CMD7 w/rca=0:  Deselect card to put it in STBY state */
 334         if(!send_cmd(drive, SD_DESELECT_CARD, 0, MCI_ARG, NULL))
 335             return -8;
 336         mci_delay();
 337     }
 338 #endif /*  HAVE_MULTIDRIVE  */
 339
 340     /* CMD9 send CSD */
 341     if(!send_cmd(drive, SD_SEND_CSD, card_info[drive].rca,
 342                  MCI_RESP|MCI_LONG_RESP|MCI_ARG, card_info[drive].csd))
 343         return -9;
 344
 345     sd_parse_csd(&card_info[drive]);
 346
 347 #if defined(HAVE_MULTIDRIVE)
 348     hs_card = (card_info[drive].speed == 50000000);
 349 #endif
 350
 351     /* Boost MCICLK to operating speed */
 352     if(drive == INTERNAL_AS3525)
 353         MCI_CLOCK(drive) = MCI_HALFSPEED;  /* MCICLK = IDE_CLK/2 = 25 MHz  */
 354 #if defined(HAVE_MULTIDRIVE)
 355     else
 356         /* MCICLK = PCLK/2 = 31MHz(HS) or PCLK/4 = 15.5 Mhz (STD)*/
 357         MCI_CLOCK(drive) = (hs_card ? MCI_HALFSPEED : MCI_QUARTERSPEED);
 358 #endif
 359
 360     /*  CMD7 w/rca: Select card to put it in TRAN state */
 361     if(!send_cmd(drive, SD_SELECT_CARD, card_info[drive].rca, MCI_RESP|MCI_ARG, &response))
 362         return -10;
 363
 364 #if 0 /* FIXME : it seems that write corrupts the filesystem */
 365     /*  Switch to to 4 bit widebus mode  */
 366     if(sd_wait_for_tran_state(drive) < 0)
 367         return -11;
 368     /* CMD55 */             /*  Response is requested due to timing issue  */
 369     if(!send_cmd(drive, SD_APP_CMD, card_info[drive].rca, MCI_ARG|MCI_RESP, &response))
 370         return -14;
 371     /* ACMD42  */
 372     if(!send_cmd(drive, SD_SET_CLR_CARD_DETECT, 0, MCI_ARG|MCI_RESP, &response))
 373         return -15;
 374     /* CMD55 */              /*  Response is requested due to timing issue  */
 375     if(!send_cmd(drive, SD_APP_CMD, card_info[drive].rca, MCI_ARG|MCI_RESP, &response))
 376         return -12;
 377     /* ACMD6  */
 378     if(!send_cmd(drive, SD_SET_BUS_WIDTH, 2, MCI_ARG|MCI_RESP, &response))
 379         return -13;
 380     /* Now that card is widebus make controller aware */
 381     MCI_CLOCK(drive) |= MCI_CLOCK_WIDEBUS;
 382 #endif
 383
 384     /*
 385      * enable bank switching
 386      * without issuing this command, we only have access to 1/4 of the blocks
 387      * of the first bank (0x1E9E00 blocks, which is the size reported in the
 388      * CSD register)
 389      */
 390     if(drive == INTERNAL_AS3525)
 391     {
 392         const int ret = sd_select_bank(-1);
 393         if(ret < 0)
 394             return ret -16;
 395
 396         /*  CMD7 w/rca = 0: Unselect card to put it in STBY state */
 397         if(!send_cmd(drive, SD_SELECT_CARD, 0, MCI_ARG, NULL))
 398             return -17;
 399         mci_delay();
 400
 401         /* CMD9 send CSD again, so we got the correct number of blocks */
 402         if(!send_cmd(drive, SD_SEND_CSD, card_info[drive].rca,
 403                      MCI_RESP|MCI_LONG_RESP|MCI_ARG, card_info[drive].csd))
 404             return -18;
 405
 406         sd_parse_csd(&card_info[drive]);
 407         /* The OF is stored in the first blocks */
 408         card_info[INTERNAL_AS3525].numblocks -= AMS_OF_SIZE;
 409
 410         /*  CMD7 w/rca: Select card to put it in TRAN state */
 411         if(!send_cmd(drive, SD_SELECT_CARD, card_info[drive].rca, MCI_RESP|MCI_ARG, &response))
 412             return -19;
 413     }
 414
 415     card_info[drive].initialized = 1;
 416
 417     return 0;
 418 }
 419
 420 static void sd_thread(void) __attribute__((noreturn));
 421 static void sd_thread(void)
 422 {
 423     struct queue_event ev;
 424     bool idle_notified = false;
 425
 426     while (1)
 427     {
 428         queue_wait_w_tmo(&sd_queue, &ev, HZ);
 429
 430         switch ( ev.id )
 431         {
 432 #ifdef HAVE_HOTSWAP
 433         case SYS_HOTSWAP_INSERTED:
 434         case SYS_HOTSWAP_EXTRACTED:
 435         {
 436             int microsd_init = 1;
 437             fat_lock();          /* lock-out FAT activity first -
 438                                     prevent deadlocking via disk_mount that
 439                                     would cause a reverse-order attempt with
 440                                     another thread */
 441             mutex_lock(&sd_mtx); /* lock-out card activity - direct calls
 442                                     into driver that bypass the fat cache */
 443
 444             /* We now have exclusive control of fat cache and ata */
 445
 446             disk_unmount(SD_SLOT_AS3525);     /* release "by force", ensure file
 447                                     descriptors aren't leaked and any busy
 448                                     ones are invalid if mounting */
 449
 450             /* Force card init for new card, re-init for re-inserted one or
 451              * clear if the last attempt to init failed with an error. */
 452             card_info[SD_SLOT_AS3525].initialized = 0;
 453
 454             if (ev.id == SYS_HOTSWAP_INSERTED)
 455             {
 456                 sd_enable(true);
 457                 init_pl180_controller(SD_SLOT_AS3525);
 458                 microsd_init = sd_init_card(SD_SLOT_AS3525);
 459                 if (microsd_init < 0) /* initialisation failed */
 460                     panicf("microSD init failed : %d", microsd_init);
 461
 462                 microsd_init = disk_mount(SD_SLOT_AS3525); /* 0 if fail */
 463             }
 464
 465             /*
 466              * Mount succeeded, or this was an EXTRACTED event,
 467              * in both cases notify the system about the changed filesystems
 468              */
 469             if (microsd_init)
 470                 queue_broadcast(SYS_FS_CHANGED, 0);
 471
 472             /* Access is now safe */
 473             mutex_unlock(&sd_mtx);
 474             fat_unlock();
 475             sd_enable(false);
 476         }
 477             break;
 478 #endif
 479         case SYS_TIMEOUT:
 480             if (TIME_BEFORE(current_tick, last_disk_activity+(3*HZ)))
 481             {
 482                 idle_notified = false;
 483             }
 484             else
 485             {
 486                 /* never let a timer wrap confuse us */
 487                 next_yield = current_tick;
 488
 489                 if (!idle_notified)
 490                 {
 491                     call_storage_idle_notifys(false);
 492                     idle_notified = true;
 493                 }
 494             }
 495             break;
 496
 497         case SYS_USB_CONNECTED:
 498             usb_acknowledge(SYS_USB_CONNECTED_ACK);
 499             /* Wait until the USB cable is extracted again */
 500             usb_wait_for_disconnect(&sd_queue);
 501
 502             break;
 503         case SYS_USB_DISCONNECTED:
 504             usb_acknowledge(SYS_USB_DISCONNECTED_ACK);
 505             break;
 506         }
 507     }
 508 }
 509
 510 static void init_pl180_controller(const int drive)
 511 {
 512     MCI_COMMAND(drive) = MCI_DATA_CTRL(drive) = 0;
 513     MCI_CLEAR(drive) = 0x7ff;
 514
 515     MCI_MASK0(drive) = MCI_DATA_ERROR | MCI_DATA_END;
 516     MCI_MASK1(drive) = 0;
 517 #ifdef HAVE_MULTIDRIVE
 518     VIC_INT_ENABLE =
 519         (drive == INTERNAL_AS3525) ? INTERRUPT_NAND : INTERRUPT_MCI0;
 520     /* clear previous irq */
 521     GPIOA_IC = EXT_SD_BITS;
 522     /* enable edge detecting */
 523     GPIOA_IS &= ~EXT_SD_BITS;
 524     /* detect both raising and falling edges */
 525     GPIOA_IBE |= EXT_SD_BITS;
 526     /* enable the card detect interrupt */
 527     GPIOA_IE |= EXT_SD_BITS;
 528
 529 #else
 530     VIC_INT_ENABLE = INTERRUPT_NAND;
 531 #endif
 532
 533     MCI_POWER(drive) = MCI_POWER_UP | (MCI_VDD_3_0);  /*  OF Setting  */
 534     mci_delay();
 535
 536     MCI_POWER(drive) |= MCI_POWER_ON;
 537     mci_delay();
 538
 539     MCI_SELECT(drive) = 0;
 540
 541     /* Pl180 clocks get turned on at start of card init */
 542 }
 543
 544 int sd_init(void)
 545 {
 546     int ret;
 547     CGU_IDE =   (1<<6)                  /*  enable non AHB interface*/
 548             |   (AS3525_IDE_DIV << 2)
 549             |    AS3525_CLK_PLLA;       /* clock source = PLLA */
 550
 551     CGU_PERI |= CGU_NAF_CLOCK_ENABLE;
 552 #ifdef HAVE_MULTIDRIVE
 553     CGU_PERI |= CGU_MCI_CLOCK_ENABLE;
 554     CCU_IO &= ~(1<<3);           /* bits 3:2 = 01, xpd is SD interface */
 555     CCU_IO |= (1<<2);
 556 #endif
 557
 558     wakeup_init(&transfer_completion_signal);
 559
 560     init_pl180_controller(INTERNAL_AS3525);
 561     ret = sd_init_card(INTERNAL_AS3525);
 562     if(ret < 0)
 563         return ret;
 564 #ifdef HAVE_MULTIDRIVE
 565     init_pl180_controller(SD_SLOT_AS3525);
 566 #endif
 567
 568     /* init mutex */
 569     mutex_init(&sd_mtx);
 570
 571     queue_init(&sd_queue, true);
 572     create_thread(sd_thread, sd_stack, sizeof(sd_stack), 0,
 573             sd_thread_name IF_PRIO(, PRIORITY_USER_INTERFACE) IF_COP(, CPU));
 574
 575     sd_enabled = true;
 576     sd_enable(false);
 577
 578     return 0;
 579 }
 580
 581 #ifdef HAVE_HOTSWAP
 582 bool sd_removable(IF_MD_NONVOID(int drive))
 583 {
 584     return (drive==1);
 585 }
 586
 587 bool sd_present(IF_MD_NONVOID(int drive))
 588 {
 589     return (drive == 0) ? true : card_detect_target();
 590 }
 591 #endif /* HAVE_HOTSWAP */
 592
 593 static int sd_wait_for_tran_state(const int drive)
 594 {
 595     unsigned long response = 0;
 596     unsigned int timeout = current_tick + 5 * HZ;
 597
 598     while (1)
 599     {
 600         if(!send_cmd(drive, SD_SEND_STATUS, card_info[drive].rca,
 601                     MCI_RESP|MCI_ARG, &response))
 602             return -1;
 603
 604         if (((response >> 9) & 0xf) == SD_TRAN)
 605             return 0;
 606
 607         if(TIME_AFTER(current_tick, timeout))
 608             return -2;
 609
 610         if (TIME_AFTER(current_tick, next_yield))
 611         {
 612             yield();
 613             next_yield = current_tick + MIN_YIELD_PERIOD;
 614         }
 615     }
 616 }
 617
 618 static int sd_select_bank(signed char bank)
 619 {
 620     int ret;
 621     unsigned loops = 0;
 622
 623     memset(uncached_buffer, 0, 512);
 624     if(bank == -1)
 625     {   /* enable bank switching */
 626         uncached_buffer[0] = 16;
 627         uncached_buffer[1] = 1;
 628         uncached_buffer[2] = 10;
 629     }
 630     else
 631         uncached_buffer[0] = bank;
 632
 633     do {
 634         if(loops++ > PL180_MAX_TRANSFER_ERRORS)
 635             panicf("SD bank %d error : 0x%x", bank,
 636                     transfer_error[INTERNAL_AS3525]);
 637
 638         ret = sd_wait_for_tran_state(INTERNAL_AS3525);
 639         if (ret < 0)
 640             return ret - 2;
 641
 642         if(!send_cmd(INTERNAL_AS3525, SD_SWITCH_FUNC, 0x80ffffef, MCI_ARG, NULL))
 643             return -1;
 644
 645         mci_delay();
 646
 647         if(!send_cmd(INTERNAL_AS3525, 35, 0, MCI_NO_FLAGS, NULL))
 648             return -2;
 649
 650         mci_delay();
 651
 652         dma_retain();
 653         /* we don't use the uncached buffer here, because we need the
 654          * physical memory address for DMA transfers */
 655         dma_enable_channel(0, aligned_buffer, MCI_FIFO(INTERNAL_AS3525),
 656             DMA_PERI_SD, DMAC_FLOWCTRL_PERI_MEM_TO_PERI, true, false, 0, DMA_S8,
 657             NULL);
 658
 659         MCI_DATA_TIMER(INTERNAL_AS3525) = SD_MAX_WRITE_TIMEOUT;
 660         MCI_DATA_LENGTH(INTERNAL_AS3525) = 512;
 661         MCI_DATA_CTRL(INTERNAL_AS3525) =  (1<<0) /* enable */   |
 662                                 (0<<1) /* transfer direction */ |
 663                                 (1<<3) /* DMA */                |
 664                                 (9<<4) /* 2^9 = 512 */ ;
 665
 666         /* Wakeup signal from NAND/MCIO isr on MCI_DATA_ERROR | MCI_DATA_END */
 667         wakeup_wait(&transfer_completion_signal, TIMEOUT_BLOCK);
 668
 669         /*  Wait for FIFO to empty, card may still be in PRG state  */
 670         while(MCI_STATUS(INTERNAL_AS3525) & MCI_TX_ACTIVE );
 671
 672         dma_release();
 673
 674     } while(transfer_error[INTERNAL_AS3525]);
 675
 676     card_info[INTERNAL_AS3525].current_bank = (bank == -1) ? 0 : bank;
 677
 678     return 0;
 679 }
 680
 681 static int sd_transfer_sectors(IF_MD2(int drive,) unsigned long start,
 682                                int count, void* buf, const bool write)
 683 {
 684 #ifndef HAVE_MULTIDRIVE
 685     const int drive = 0;
 686 #endif
 687     int ret = 0;
 688     unsigned loops = 0;
 689     bool aligned = !((uintptr_t)buf & (CACHEALIGN_SIZE - 1));
 690
 691     mutex_lock(&sd_mtx);
 692     sd_enable(true);
 693     led(true);
 694
 695     if (card_info[drive].initialized <= 0)
 696     {
 697         ret = sd_init_card(drive);
 698         if (!(card_info[drive].initialized))
 699             goto sd_transfer_error_nodma;
 700     }
 701
 702     if(count < 0) /* XXX: why is it signed ? */
 703     {
 704         ret = -20;
 705         goto sd_transfer_error_nodma;
 706     }
 707     if((start+count) > card_info[drive].numblocks)
 708     {
 709         ret = -21;
 710         goto sd_transfer_error_nodma;
 711     }
 712
 713     /* skip SanDisk OF */
 714     if (drive == INTERNAL_AS3525)
 715         start += AMS_OF_SIZE;
 716
 717     last_disk_activity = current_tick;
 718
 719     dma_retain();
 720
 721     if(aligned)
 722     {
 723         if(write)
 724             clean_dcache_range(buf, count * SECTOR_SIZE);
 725         else
 726             dump_dcache_range(buf, count * SECTOR_SIZE);
 727     }
 728
 729     while(count)
 730     {
 731         /* 128 * 512 = 2^16, and doesn't fit in the 16 bits of DATA_LENGTH
 732          * register, so we have to transfer maximum 127 sectors at a time. */
 733         unsigned int transfer = (count >= 128) ? 127 : count; /* sectors */
 734         void *dma_buf;
 735         const int cmd =
 736             write ? SD_WRITE_MULTIPLE_BLOCK : SD_READ_MULTIPLE_BLOCK;
 737         unsigned long bank_start = start;
 738         unsigned long status;
 739
 740         /* Only switch banks for internal storage */
 741         if(drive == INTERNAL_AS3525)
 742         {
 743             unsigned int bank = 0;
 744             while(bank_start >= BLOCKS_PER_BANK)
 745             {
 746                 bank_start -= BLOCKS_PER_BANK;
 747                 bank++;
 748             }
 749
 750             /* Switch bank if needed */
 751             if(card_info[INTERNAL_AS3525].current_bank != bank)
 752             {
 753                 ret = sd_select_bank(bank);
 754                 if (ret < 0)
 755                 {
 756                     ret -= 20;
 757                     goto sd_transfer_error;
 758                 }
 759             }
 760
 761             /* Do not cross a bank boundary in a single transfer loop */
 762             if((transfer + bank_start) > BLOCKS_PER_BANK)
 763                 transfer = BLOCKS_PER_BANK - bank_start;
 764         }
 765
 766         /* Set bank_start to the correct unit (blocks or bytes) */
 767         if(!(card_info[drive].ocr & (1<<30)))   /* not SDHC */
 768             bank_start *= SD_BLOCK_SIZE;
 769
 770         if(aligned)
 771         {
 772             dma_buf = AS3525_PHYSICAL_ADDR(buf);
 773         }
 774         else
 775         {
 776             dma_buf = aligned_buffer;
 777             if(transfer > UNALIGNED_NUM_SECTORS)
 778                 transfer = UNALIGNED_NUM_SECTORS;
 779
 780             if(write)
 781                 memcpy(uncached_buffer, buf, transfer * SD_BLOCK_SIZE);
 782         }
 783
 784         ret = sd_wait_for_tran_state(drive);
 785         if (ret < 0)
 786         {
 787             ret -= 2*20;
 788             goto sd_transfer_error;
 789         }
 790
 791         if(!send_cmd(drive, cmd, bank_start, MCI_ARG, NULL))
 792         {
 793             ret -= 3*20;
 794             goto sd_transfer_error;
 795         }
 796
 797         if(write)
 798         {
 799             dma_enable_channel(0, dma_buf, MCI_FIFO(drive),
 800                 (drive == INTERNAL_AS3525) ? DMA_PERI_SD : DMA_PERI_SD_SLOT,
 801                 DMAC_FLOWCTRL_PERI_MEM_TO_PERI, true, false, 0, DMA_S8, NULL);
 802
 803             /*Small delay for writes prevents data crc failures at lower freqs*/
 804 #ifdef HAVE_MULTIDRIVE
 805             if((drive == SD_SLOT_AS3525) && !hs_card)
 806             {
 807                 int write_delay = 125;
 808                 while(write_delay--);
 809             }
 810 #endif
 811         }
 812         else
 813             dma_enable_channel(0, MCI_FIFO(drive), dma_buf,
 814                 (drive == INTERNAL_AS3525) ? DMA_PERI_SD : DMA_PERI_SD_SLOT,
 815                 DMAC_FLOWCTRL_PERI_PERI_TO_MEM, false, true, 0, DMA_S8, NULL);
 816
 817         MCI_DATA_TIMER(drive) = write ?
 818                 SD_MAX_WRITE_TIMEOUT : SD_MAX_READ_TIMEOUT;
 819         MCI_DATA_LENGTH(drive) = transfer * SD_BLOCK_SIZE;
 820         MCI_DATA_CTRL(drive) =  (1<<0) /* enable */                     |
 821                                 (!write<<1) /* transfer direction */    |
 822                                 (1<<3) /* DMA */                        |
 823                                 (9<<4) /* 2^9 = 512 */ ;
 824
 825         /* Wakeup signal from NAND/MCIO isr on MCI_DATA_ERROR | MCI_DATA_END */
 826         wakeup_wait(&transfer_completion_signal, TIMEOUT_BLOCK);
 827
 828         /*  Wait for FIFO to empty, card may still be in PRG state for writes */
 829         while(MCI_STATUS(drive) & MCI_TX_ACTIVE);
 830
 831         last_disk_activity = current_tick;
 832
 833         if(!send_cmd(drive, SD_STOP_TRANSMISSION, 0, MCI_RESP, &status))
 834         {
 835             ret = -4*20;
 836             goto sd_transfer_error;
 837         }
 838
 839         if(!transfer_error[drive])
 840         {
 841             if(!write && !aligned)
 842                 memcpy(buf, uncached_buffer, transfer * SD_BLOCK_SIZE);
 843             buf += transfer * SD_BLOCK_SIZE;
 844             start += transfer;
 845             count -= transfer;
 846             loops = 0;  /* reset errors counter */
 847         }
 848         else if(loops++ > PL180_MAX_TRANSFER_ERRORS)
 849                 panicf("SD Xfer %s err:0x%x Disk%d", (write? "write": "read"),
 850                                                   transfer_error[drive], drive);
 851     }
 852
 853 sd_transfer_error:
 854
 855     dma_release();
 856
 857 sd_transfer_error_nodma:
 858
 859     led(false);
 860     sd_enable(false);
 861
 862     if (ret)    /* error */
 863         card_info[drive].initialized = 0;
 864
 865     mutex_unlock(&sd_mtx);
 866     return ret;
 867 }
 868
 869 int sd_read_sectors(IF_MD2(int drive,) unsigned long start, int count,
 870                      void* buf)
 871 {
 872     return sd_transfer_sectors(IF_MD2(drive,) start, count, buf, false);
 873 }
 874
 875 int sd_write_sectors(IF_MD2(int drive,) unsigned long start, int count,
 876                      const void* buf)
 877 {
 878     return sd_transfer_sectors(IF_MD2(drive,) start, count, (void*)buf, true);
 879 }
 880
 881 long sd_last_disk_activity(void)
 882 {
 883     return last_disk_activity;
 884 }
 885
 886 void sd_enable(bool on)
 887 {
 888 #if defined(HAVE_BUTTON_LIGHT) && defined(HAVE_MULTIDRIVE)
 889     extern int buttonlight_is_on;
 890 #endif
 891
 892 #if defined(HAVE_HOTSWAP) && defined (HAVE_ADJUSTABLE_CPU_VOLTAGE)
 893     static bool cpu_boosted = false;
 894 #endif
 895
 896     if (sd_enabled == on)
 897         return; /* nothing to do */
 898
 899     sd_enabled = on;
 900
 901     if(on)
 902     {
 903 #if defined(HAVE_BUTTON_LIGHT) && defined(HAVE_MULTIDRIVE)
 904         /* buttonlight AMSes need a bit of special handling for the buttonlight
 905          * here due to the dual mapping of GPIOD and XPD */
 906         CCU_IO |= (1<<2);              /* XPD is SD-MCI interface (b3:2 = 01) */
 907         if (buttonlight_is_on)
 908             GPIOD_DIR &= ~(1<<7);
 909         else
 910             _buttonlight_off();
 911 #endif
 912
 913 #if defined(HAVE_HOTSWAP) && defined (HAVE_ADJUSTABLE_CPU_VOLTAGE)
 914         if(card_detect_target())  /* If SD card present Boost cpu for voltage */
 915         {
 916             cpu_boosted = true;
 917             cpu_boost(true);
 918         }
 919 #endif  /* defined(HAVE_HOTSWAP) && defined (HAVE_ADJUSTABLE_CPU_VOLTAGE) */
 920     }
 921     else
 922     {
 923 #if defined(HAVE_HOTSWAP) && defined (HAVE_ADJUSTABLE_CPU_VOLTAGE)
 924         if(cpu_boosted)
 925         {
 926             cpu_boost(false);
 927             cpu_boosted = false;
 928         }
 929 #endif  /* defined(HAVE_HOTSWAP) && defined (HAVE_ADJUSTABLE_CPU_VOLTAGE) */
 930
 931 #if defined(HAVE_BUTTON_LIGHT) && defined(HAVE_MULTIDRIVE)
 932         CCU_IO &= ~(1<<2);           /* XPD is general purpose IO (b3:2 = 00) */
 933         if (buttonlight_is_on)
 934             _buttonlight_on();
 935 #endif
 936     }
 937 }
 938
 939 tCardInfo *card_get_info_target(int card_no)
 940 {
 941     return &card_info[card_no];
 942 }
 943
 944 #ifdef CONFIG_STORAGE_MULTI
 945 int sd_num_drives(int first_drive)
 946 {
 947     /* We don't care which logical drive number(s) we have been assigned */
 948     (void)first_drive;
 949
 950     return NUM_DRIVES;
 951 }
 952 #endif /* CONFIG_STORAGE_MULTI */