| commit | f32041d369d10bf7bfae39c6b8597fa8463ec304 | |
| author | Ralf Baechle <ralf@linux-mips.org> | |
| Fri, 23 Apr 2010 01:56:38 +0000 (23 02:56 +0100) | ||
| committer | Greg Kroah-Hartman <gregkh@suse.de> | |
| Wed, 12 May 2010 22:03:17 +0000 (12 15:03 -0700) | ||
| tree | 76099ed838897647b289dab92ad212c9dc380207 | treesnapshot (tar.gz zip) |
| parent | 79d1e78997cd0030d4b449f4b8df46f933c480d7 | commitdiff |
MIPS: Sibyte: Apply M3 workaround only on affected chip types and versions.
(cherry picked from commit e65c7f33d75e977350ca350573d93c517ec02776)
Previously it was unconditionally used on all Sibyte family SOCs. The
M3 bug has to be handled in the TLB exception handler which is extremly
performance sensitive, so this modification is expected to deliver around
2-3% performance improvment. This is important as required changes to the
M3 workaround will make it more costly.
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
(cherry picked from commit e65c7f33d75e977350ca350573d93c517ec02776)
Previously it was unconditionally used on all Sibyte family SOCs. The
M3 bug has to be handled in the TLB exception handler which is extremly
performance sensitive, so this modification is expected to deliver around
2-3% performance improvment. This is important as required changes to the
M3 workaround will make it more costly.
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
| arch/mips/include/asm/mach-sibyte/war.h | diffblobblamehistory | |
| arch/mips/sibyte/sb1250/setup.c | diffblobblamehistory |